





Features

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- Outputs tolerant to negative transients
- Wide logic and low side gate driver supply voltage: 10V to 20V
- Wide logic supply voltage offset voltage: -5V to 5V
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range:-40°C to +125°C

Description

The TF21064 is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductors's high voltage process enables the TF21064's high side to switch to 600V in a bootstrap operation.

The TF21064 logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction. The TF21064 is offered in PDIP-14 and SOIC-14(N) packages and operates over an extended -40 $^{\circ}$ C to +125 $^{\circ}$ C temperature range.





Applications


- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers

Ordering Information

Year Year Week Week


PART NUMBER	PACKAGE	PACK / Qty	MARK	
TF21064-TUU	COIC 14/NI)	Tube / 50	TF21064	
TF21064-TUH	SOIC-14(N)	T&R / 2500	Lot ID	
TF21064-3BS	PDIP-14	Tube / 25	TF21064 Lot ID	

Typical Application





High-Side and Low-Side Gate Driver




Top View: SOIC-14, PDIP-14

TF21064

Pin Descriptions

PIN NAME	PIN DESCRIPTION
HIN	Logic input for high-side gate driver output, in phase with HO (referenced to VSS).
LIN	Logic input for low side gate driver output, in phase with LO (referenced to VSS)
VSS	Logic ground
NC	No connect
COM	Low-side return
LO	Low-side gate drive output
V _{cc}	Low-side and logic fixed supply
V _B	High-side floating supply
НО	High-side gate drive output
V _s	High-side floating supply return

Functional Block Diagram





High-Side and Low-Side Gate Driver

Absolute Maximum Ratings (NOTE1)

V_B - High side floating supply voltage0.3V to +624V V_S - High side floating supply offset voltage V_B -24V to V_B +0.3V V_{HO} - High side floating output voltage V_S -0.3V to V_B +0.3V V_S / dt - Offset supply voltage transient
$\rm V_{CC}\text{-}Low side and logic fixed supply voltage0.3V to +24V V_{LO}$ - Low side output voltage0.3V to V_{CC}+0.3V
V_{ss} - Logic supply offset voltage V_{cc} - 24V to V_{cc} +0.3V V_{lN} - Logic input voltage (HIN and LIN) V_{ss} - 0.3V to V_{cc} +0.3V
P_D - Package power dissipation at $T_A \le 25$ °C SOIC-14

NOTE2 When mounted on a standard JEDEC 2-layer FR-4 board.

SOIC-14 Thermal Resistance (NOTE2)

PDIP-14 Thermal Resistance (NOTE2)

θ_{ιΔ}......120 °C/W

 $\rm T_J$ - Junction operating temperature+150 °C $\rm T_L$ - Lead temperature (soldering, 10s)+300 °C $\rm T_{Sto}$ - Storage temperature range-55 °C to +150 °C

NOTE1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	MIN	MAX	Unit
V _B	High side floating supply absolute voltage	V _s + 10	V _s + 20	V
V _s	High side floating supply offset voltage	(NOTE 3)	600	V
V _{HO}	High side floating output voltage	V _s	V _B	V
V _{cc}	Low side fixed supply voltage	10	20	V
V _{LO}	Low side output voltage	СОМ	V _{cc}	V
V _{IN}	Logic input voltage (HIN & LIN)	V _{ss}	5	V
V _{DT}	Programmable deadtime pin voltage	V _{ss}	V _{cc}	V
V _{ss}	Logic ground	-5	5	V
T _A	Ambient temperature	-40	125	°C

NOTE3 Logic operational for V_c of -5 V to +600 V. Logic state held for V_c of -5 V to - V_{gc}



High-Side and Low-Side Gate Driver

DC Electrical Characteristics (NOTE4)

 $V_{BIAS}(V_{CC},V_{BS})=15V,\ \ V_{SS}=COM,$ and $T_{A}=25\ ^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit	
V _{IH}	Logic "1" input voltage	V 10VI 20V	2.5				
V _{IL}	Logic "0" input voltage	$V_{cc} = 10 \text{ V to } 20 \text{ V}$			0.6		
V _{OH}	High level output voltage, V _{BIAS} - V _O	$I_0 = 2mA$		0.05	0.2	V	
V _{OL}	Low level output voltage, V _o	$I_0 = 2mA$		0.02	0.1		
I _{LK}	Offset supply leakage current	VB = VS = 600V			50		
I _{BSQ}	Quiescent V _{BS} supply current	V _{IN} = 0V or 5V	20	75	130		
I _{ccq}	Quiescent V _{CC} supply current	V _{IN} = 0V or 5V	60	120	180	μΑ	
I _{IN+}	Logic "1" input bias current	V _{IN} = 5V		5	20		
I _{IN-}	Logic "0" input bias current	V _{IN} = 0V			5		
V_{BSUV}	V_{BS} supply under-voltage positive going threshold		8.0	8.9	9.8		
V_{BSUV}	V _{BS} supply under-voltage negative going threshold		7.4	8.2	9.0		
V_{CCUV+}	V _{cc} supply under-voltage positive going threshold		8.0	8.9	9.8	V	
V _{CCUV} -	V _{cc} supply under-voltage negative going threshold		7.4	8.2	9.0		
V _{CCUVH}							
V _{BSUVH}	Hysteresis		0.3	0.7		V	
I _{O+}	Output high short circuit pulsed current	$V_{o} = 0V$, PW $\leq 10 \mu s$	130	290		A	
I _{O-}	Output low short circuit pulsed current	$V_o = 15V$, PW $\leq 10 \mu s$	270	600		mA	

NOTE4 The V_{IN} , V_{Th} , I_{IN} parameters are referenced to V_{SS} and are applicable to the two logic input pins: HIN and LIN. The V_0 and I_0 parameters are referenced to COM and are applicable to the respective output pins: HO and LO.



AC Electrical Characteristics


High-Side and Low-Side Gate Driver

 $V_{BIAS}(V_{CC}, V_{BS}) = 15V$ and $C_L = 100 pF$, $V_{SS} = COM$, and $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t _{on}	Turn-on propagation delay	$V_S = 0V$		220	300	
t _{OFF}	Turn-off propagation delay	V _s = 0 V or 600V		200	280	
t _{DM}	Delay matchng			0	30	ns
t _r	Turn-on rise time	$V_S = 0V$		100	220	
t _f	Turn-off fall time	$V_S = 0V$		35	80	

Timing Waveforms

High-Side and Low-Side Gate Driver






Figure 1. Input / Output Timing Diagram

Figure 2. Delay Matching Waveform Definitions





Figure 3. Switching Time Waveform Definitions



Package Dimensions (SOIC-14N)

High-Side and Low-Side Gate Driver


Please contact support@tfsemi.com for package availability.




ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED


NOTES:

- "D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSION. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 6 MILS PER SIDE.
- 2. "N" IS THE NUMBER OF TERMINAL POSITIONS.
- 3. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 3 MIL! (SEATING PLANE) OUTGOING ASSEMBLY & 4 MILS AFTER TEST.
- 4. THE BOTTOM PACKAGE LEAD SIDE MAY BE BIGGER THAN THE TOP PACKAGE LEAD SIDE BY 4 MILS (2 MILS PER SIDE). BOTTOM PACKAGE DIMENSION SHALL FOLLOW DIMENSION STATED IN THIS DRAWING.
- 5. THE BOTTOM EJECTOR PIN CONTAINS COUNTRY OF ORIGIN "INDO" AND MOLD ID. (REFER TO TABLE FOR OPTION).
- 6. THIS DRAWING CONFORMS TO JEDEC REF. MS-012 REV. E



ı				MGP MOLD				
ı	N	D VARIATION		STANDARD		MATRIX		
	MIN		ном	мах	PIN 1 I.D.	EJECT PIN	PIN 1 I.D.	EJECT PIN
	80	0.189	0.193	0.196	N	/A	YES	YES
	14	0.337	0.339	0.344	YES	NO	YES	YES
l	16	0.386	0.390	0.393	N	/A	YES	YES









Package Dimensions (PDIP-14)


High-Side and Low-Side Gate Driver


Please contact support@tfsemi.com for package availability.


ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED













Revision Table

High-Side and Low-Side Gate Driver

Rev.	Change	Owner	Date
1.0	First release, Advance Info ds	Keith Spaulding	11/24/2107

Important Notice

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2017 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com