KA49522A-2101EL-01



KA49522A

Industrial Application Battery Monitoring IC

KA49522A Data Sheets

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation Japan and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing document only for reference purposes of KA49522A Battery Monitoring IC based system design. Nuvoton assumes no responsibility for errors or commissions. All data and specifications are subject to change without notice.

For additional information or question, please contact Nuvoton Technology Corporation Japan. WWW.nuvoton.co.jp

KA49522A

Characteristics

- Maximum support 22 battery cells in series
- 10mV measurement accuracy with 14 bits voltage ADC for cell voltage, and 5 channels analog input measurement for Thermistor
- Built-in 16 bits Low speed Current measurement ADC (Coulomb Counter) and 15 bits High speed Current measurement ADC
- Low-side Sense resistor Current measurement and monitoring
- Operation mode Active, Standby/Low power; Sleep and Shutdown
- SPI serial communication interface up to 1MHz clock with CRC code correction and watchdog timer
- Built-in ALARM pins for overvoltage, undervoltage, overcurrent and short circuit detection and protection feature
- Built-in cell balancing MOSFET, support external cell balance MOSFET operation as well
- 3 channels General GPIO and 2 channels high voltage output GPOH
- Interrupt signal provision for MCU to notify state of operation as well as measurement cycle indication at the available GPIO pins
- High-side N-MOSFET driver: Charge (CHG) & Discharge (DIS) with built-in charge pump and FETOFF control pin
- Built in controllable fuse driver for cell OV and overcurrent monitoring algorithm to serve as secondary protection system
- Regulator (REG_EXT) for external circuit power provision with selectable output setting 5V/3.3V/2.5V, and 50mA drive ability
- Safety Diagnostic function for measurement related check and FET driver check to enhance the total diagnostic coverage of the chip
- Package : TQFP 64L (10x10x1mm³, Lead Pitch 0.5mm)

System Block Diagram



Notes: This is just an example of a circuit set: it is not guaranteed to function identically to the final production version. When designing a set for production, make sure to carefully evaluate and verify the circuitry.

Overview

KA49522A is a battery monitoring IC with protection function. With high resolution ADC built-in, KA49522A is capable to measure battery cell voltage and current level accurately. Through SPI serial interface, microcontroller unit (MCU) is able to read the status and measured result by KA49522A.

The ALARM pins alert the MCU with the abnormal condition such as over voltage (OV), under voltage (UV), over current (OC) and short circuit (SC).

KA49522A can support an application with up to 22 batteries cells in series or a maximum voltage of 110V, it is suitable for application with high input voltage such as E-bike, UPS etc.

Applications

 Pedelec, e-Bike, UPS, Server Backup System, Power Tool, Energy Storage Systems etc

Representation Characteristics

Measurement accuracy



Application circuit example (22cells connection), VBAT=81.4V , cell voltage Δ Cn (C_n-C_{n-1}) = 3.7V

KA49522A

Table of Contents

| Characteristics | 2 |
|--------------------------------------------|----|
| Overview | 2 |
| Applications | 2 |
| System Block Diagram | 2 |
| Representative Characteristic | 2 |
| Absolute Maximum Ratings | |
| Power Dissipation Ratings | 5 |
| Recommended Operating Conditions | 5 |
| Electrical Characteristics | 6 |
| Pin Assignment | 17 |
| Pin Description | |
| Block Diagram | 21 |
| Application Circuit Example | 22 |
| Recommended Constant of External Component | |
| Description of Functions | |
| 1. Battery Connection | 24 |
| Dimensions | 25 |
| ■ IMPORTANT NOTICE | |

nuvoTon

KA49522A

KA49522A-2101EL-01

Absolute Maximum Ratings

| Parameter | Symbol *1 | Rating | Unit | Notes |
|--------------------------------|-----------------------------------------|---------------------------------|------|-------|
| | V _{VBAT} to GND | -0.3 to 130 | V | *5 |
| | V _{CVDD} to GND | -0.3 to 6.4 | V | *2 |
| Supply voltage | V _{VDD55} to GND | -0.3 to 6.4 | V | *2 |
| | V _{VDD18} to GND | -0.3 to 2.3 | V | *2 |
| | V _{REGEXT} to GND | -0.3 to 6.4 | V | *2 |
| | Cn (n=10 ∼22) | -0.3 to V _{VBAT} | V | |
| | Cn (n=1~9) -0.3 to 38 + 11*(N-1) | | V | |
| | CO | -0.3 to 38 | V | |
| Input Voltage Range | SEN, SCL, SDI, FETOFF, GPIOn (n=1~3) | -0.3 to V_{CVDD} +0.3 | v | *3 |
| | TMONIn (n=1~5), REGEXT_SEL | -0.3 to V _{VDD55} +0.3 | V | *3 |
| | SRP.SRN | -0.5 to 2.0 | V | |
| | VPC | -0.3 to 130 | V | |
| | LDM | -0.3 to 130 | V | |
| | SHDN | -0.3 to 6.4 | V | |
| | ALARM1,SDO,NRST | -0.3 to V _{CVDD} +0.3 | V | |
| Output Voltage Range | GPOHn (n=1∼2) | -0.3 to 130 | V | |
| | REGB | -0.3 to 14 | V | |
| | ALARM1,SDO,NRST | -6.0 to +6.0 | mA | |
| | GPIOn (n=1~3) | (-12.0 to +12.0) | | *4 |
| Output Current Range | REGB | -3.5 to 3.5 | mA | |
| | REGEXT | -50.0 to 0 | mA | *6 |
| Allowable Voltage Between Pins | $C_n - C_{n-1} (n=1 \sim 22)$ | -0.3 to 11 | V | |
| Operating junction temperature | T _i | -40 to 125 | °C | *2 |
| Storage temperature | T _{stg} | -55 to 125 | °C | *2 |

Notes: Stresses that exceed the absolute maximum ratings may cause fatal damage to the product.

This specifies the maximum rating for stress.

It is NOT a guaranteed operating region because it exceeds the recommended operating conditions. The reliability of the IC may be affected if it is kept under absolute maximum rating conditions for long periods. Applied external current and voltage to pins should also not exceed the absolute maximum ratings listed here.

- *1: GND is the voltage of pins GND1, GND2, and GND3 which are connected inside the device.
 - Connect these pins on the board and apply the same voltage.
- *2: The maximum ratings are allowable unless the power consumption exceeds the power dissipation ratings.
- *3: V_{CVDD} is the voltage of CVDD. V_{VDD55} is the voltage of VDD55. It should not exceed the rated 6.4 V.
- *4: + Polarity is the direction in which current flows into the IC pins.
 - Polarity is the direction in which current flows out from the IC pins.
- *5: V_{VBAT} is the voltage of VBAT. It should not exceed the rated 130V.
- *6: The output circuit consists of both external components and internal circuitry. Refer to the application circuit diagram.

KA49522A

Power Dissipation Ratings

| Package | θј-а | Өј-с | P _D (Ta = 25°C) | P _D (Ta=125°C) | Note |
|---------------------------------------------------------|-----------|----------------|----------------------------|---------------------------|------|
| TQFP 64L (10x10x1mm ³ , Lead Pitch 0.5mm) | 38.6 °C/W | 7.2 °C/W (TBD) | 1.80 W (TBD) | 0.36 W (TBD) | *1 |

Notes: These characteristics are the reference values for design.

Refer to the PD-Ta characteristics diagram in the package specifications. Thermal design with a sufficient margin is recommended based on the conditions of supply voltage, load, and ambient temperature.

*1: Mounting board: Glass epoxy 4-layer board without soldered heat spreader measuring 50 mm x 50 mm x 0.8 mm Wiring layer thickness: all layers 0.035 mm, proportion of copper foil: 57% / 100% / 100% / 57%

Recommended Operating Conditions

Below items must be within the range of Recommended Operating Conditions.

| Parameter | Symbol *1 | Min. | Тур. | Max. | Unit | Note |
|----------------------------------|--------------------------------------------|-------|------|-------------------|------|------|
| | V _{VBAT} | 12.5 | 81.4 | 110 | V | *2 |
| Supply voltage range | V _{CVDD} | 3.0 | 5.0 | 5.5 | V | |
| | C _n - C _{n-1} (n=1∼22) | 1.0 | _ | 4.8 | V | *3 |
| | SEN, SCL, SDI | 0 | — | V _{CVDD} | V | |
| | TMONIn (n=1∼5) | 0 | _ | V_{VDD55} | V | |
| | GPIOn (n=1∼3) | 0 | _ | V _{CVDD} | V | |
| Input Voltage Range | REGSEL | 0 | — | V_{VDD55} | V | |
| | SRP,SRN | -0.18 | — | 0.18 | V | |
| | VPC | 0 | — | 110 | V | |
| | LDM | 0 | _ | 110 | V | |
| | SHDN | 0 | — | V_{VDD55} | V | |
| Operating Ambient Temperature | Ta _{opr} | -40 | 25 | 85 | °C | |

*1: GND is the voltage of pins GND1, GND2, and GND3, which are connected inside the device. Connect these pins on the board and apply the same voltage.

*2 : The recommended operating supply range varies due to the characteristics of the external Nch BJT connected to VDD55. Use the parts described in the recommended circuit.

*3: The $C_n - C_{n-1}$ voltage measurement accuracy is not guaranteed if input is less than 2.0 V or more than 4.3 V. Moreover, the measurement accuracy is not guaranteed unless the following conditions are fulfilled.

C2 > 2.0 V, C22 > 12 V, VBAT – C22 > –2 V, VBAT – C21 > 1 V

* Cn (n = 1 to 22) and VBAT voltage in this conditions are in reference to GND.

* Similarly for the monitoring system, replace the above condition Cn (n = 1 to 22) with CBn (n = 1 to 22).

nuvoTon

KA49522A

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Parameter | Symbol | Condition | | Limits | | Unit | Note |
|------------------------|----------------------|---------------------------------------------------------------------------------------------------------------------|---------------|--------|---------------|------|------|
| i arameter | Symbol | Condition | Min | Тур | Max | | |
| SUPPLY CURRENT*1 | | | | | | | |
| VBAT Active Mode | I _{BAT1} | | _ | 3.6 | 4.5 (TBD) | mA | |
| VBAT Low Power Mode | I _{BAT2} | INTMSEL=10 20ms intermittent mode | _ | 1.35 | 1.75 (TBD) | mA | *2 |
| VBAT Standby Mode | I _{BAT3} | VDD55=Low Power, REGEXT=Low Power Coulomb Counter=off FDRV=Intermittent INTMSEL=00 Communication=off | _ | 0.22 | 0.30 (TBD) | mA | |
| VBAT Sleep Mode | I _{BAT4} | VDD55=Low Power, REG18=Low Power, REGEXT=off, Communication=off | _ | 80 | 130 (TBD) | μA | |
| VBAT Shutdown Mode | I _{BAT5} | | 0 | — | 1 | μA | |
| VDD55 | • | | | | | | |
| VDD55 Output Voltage | V _{VDD55} | | 5.3 | 5.5 | 5.8 | V | |
| VDD55 Base Current1 | IB _{VDD551} | High Power mode; Temp=25ºC; VBAT=81.4V | 0.7 | 0.95 | 1.2 | mA | |
| VDD55 Base Current2 | IB _{VDD552} | Low Power mode; Temp=25ºC; VBAT=81.4V | 0.4 | 0.65 | 0.9 | mA | |
| REGEXT | | | | | | | |
| REGEXT Output Voltage1 | V _{EXT1} | REGSEL pin=L | 4.75 | 5 | 5.25 | V | |
| REGEXT Output Voltage2 | V _{EXT2} | REGSEL pin=H | 3.05 | 3.3 | 3.55 | V | |
| REGEXT Output Voltage3 | V _{EXT3} | REGSEL pin=Float | 2.3 | 2.5 | 2.7 | V | |
| REGEXT Output Current1 | I _{EXT1} | Normal mode | 0 | _ | 50 | mA | |
| REGEXT Output Current2 | I _{EXT2} | Low Power mode | 0 | | 10 | mA | |
| REG18 | | | | | | | |
| REG18 output Voltage | V _{REG18} | No load condition | 1.78 (TBD) | 1.85 | 1.92 (TBD) | V | |

*1 : Current consumption is based on the following settings.

- Consumption current is measured based total current from VBAT pin (pin 14) and VDD55 pin (pin 28).

- LDM pin is HIZ condition unless specified ;All pins no load ;SEN, SCL, and SDI = Low

- Unless otherwise specified, all registers are in the default setting.

If VDD55 and CVDD are supplying an external load, this extra current should be included additionally .

*2 : Design reference value not tested during final production inspection.

KA49522A

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Parameter | Symbol | Condition | | Limits | | Lloit | Note |
|-----------------------------------|-----------------------------|-------------------------------------------------------------------------|-----|--------|-----|-------|----------------|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit | note |
| CELL VOLTAGE MONITOR | | | | | | | |
| Input Voltage Range | V _{IN1} | C _n - C _{n-1} (n=1∼22) | 0 | | 5 | V | *4 |
| Voltage Resolution | V _{RES1} | 14bits $V_{RES1} = 5 / 2^{14}$ | | 0.3 | _ | mV | *4 |
| Voltage Accuracy1 | V _{ACC_VC1} | $\Delta Cn = 2.0V \sim 4.3 V$ $Ta = -30^{\circ}C \sim 75^{\circ}C$ | -10 | _ | 10 | mV | *4 |
| Voltage Accuracy2 | V _{ACC_VC2} | $\Delta Cn = 2.0V \sim 4.3 V$ $Ta = -40^{\circ}C \sim 85^{\circ}C$ | -15 | _ | 15 | mV | *4 |
| Conversion Time | t _{conv} | time/cell | _ | 50 | _ | μS | *4 |
| Cell Measurement Input Current | I _{IN} | Active mode | -5 | | 5 | μA | |
| Input Leakage Current | I _{LK} | Shutdown mode | -1 | _ | 1 | μA | |
| OVER / UNDER VOLTAGE DET | ECTOR (| OV / UV) | | | | | 1 |
| OV detection threshold step | V _{ACC_OV} | 2.0~4.5V@6bit | | 50 | | mV | *4 |
| UV detection threshold step | V _{ACC_UV} | 0.5~3.0V@6bit | | 50 | | mV | *4 |
| VPACK CELL VOLTAGE MONI | TOR | | | | | | |
| Input Voltage Range | V _{IN2} | | 0 | | 110 | V | *4 |
| Voltage Resolution | V _{RES2} | 14bits | _ | 6.7 | | mV | *4 |
| Voltage Accuracy1 | V _{ACC_} VPACK1 | V _{VPACK} = 12.5V ~ 99.0V | -1 | | 1 | V | *1 to *3 |
| Voltage Accuracy2 | V _{ACC_} VPACK2 | $V_{VPACK} = 12.5V \sim 99.0V$ $T_a = -30^{\circ}C \sim 75^{\circ}C$ | -1 | _ | 1 | v | *4 |

 *1 : The C_n - C_{n-1} voltage measurement accuracy is not guaranteed if input is less than 2.0 V or more than 4.3 V. Moreover, the measurement accuracy is not guaranteed unless the following conditions are fulfilled.
C2 > 2.0 V, C22 > 12 V, VBAT - C22 > -2 V, VBAT - C21 > 1 V
* Cn (n = 1 to 22) and VBAT voltage in this conditions are in reference to GND.

*2 : This is the final inspection value before shipping out. The value does not include variations caused by stress applied

during board mounting or after board mounting. The value in the parenthesis is the accuracy after soldering and aging.

- *3 : Measurement accuracy value including consideration of input average current and input leakage current.
- *4 : Design reference value not tested during final production inspection.
- *5 : Voltage resolution Typ. value is an approximate value derived from the Input voltage range Max. value and the number of bits.

Cell (Monitoring) voltage resolution, $V_{RES1} = V_{IN1} / 2^{14} = 5 / 2^{14} = 0.3 \text{mV}$ approx. Vpack voltage resolution, $V_{RES2} = V_{IN2} / 2^{14} = 110 / 2^{14} = 6.7 \text{mV}$ approx

KA49522A

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| | Parameter | Symbol | Condition | | Limits | | Linit | Note |
|---|-----------------------------------------------------|-----------------------------|-----------------------------------------------------------------------------------------------|------|--------|-----|-------|----------------|
| | Falameter | Symbol | Condition | Min | Тур | Max | Unit | NOLE |
| ٦ | MONI1-5 VOLTAGE MON | ITOR | | | | | | |
| | Input Voltage Range | V _{IN3} | | 0 | — | 5 | V | *1 |
| | Voltage Resolution | V _{RES3} | 14bits | | 0.3 | _ | mV | *1 |
| | Voltage Accuracy1 | V _{ACC_} TMONI1 | VIN = 0.4V~4.7V Not use Pull-up Resistance | -10 | _ | 10 | mV | *2 to *3 |
| | Voltage Accuracy2 | V _{ACC_} TMONI2 | VIN = $0.4V \sim 4.7V$ Not use Pull-up Resistance $T_a = -30^{\circ}C \sim 75^{\circ}C$ | -10 | | 10 | mV | *1 |
| | Voltage Accuracy3 | V _{ACC_} tmoni3 | VIN = $0.4V \sim 4.7V$ Not use Pull-up Resistance $T_a = -40^{\circ}C \sim 85^{\circ}C$ | -15 | _ | 15 | mV | *1 |
| | Input Pull-up Resistance | R _{PU} | | 7 | 10 | 13 | kΩ | |
| | Input Pull-up Resistance Temperature coefficient | RT _{PU} | $T_a = -30^{\circ}C \sim 75^{\circ}C$ (with reference to 25°C) | -1.0 | _ | 1.0 | % | *1 |
| (| GPIO1-2 VOLTAGE MONI | FOR | | | | | | |
| | Input Voltage Range | V _{IN4} | | 0 | | 5 | V | *1 |
| | Voltage Resolution | V _{RES4} | 14bits | _ | 0.3 | _ | mV | *1 |
| | Voltage Accuracy1 | V _{ACC} _ GPIO1 | VIN = 0.4V∼4.7V | -10 | _ | 10 | mV | *2 to *3 |
| | Voltage Accuracy2 | V _{ACC} GPIO2 | VIN = $0.4V \sim 4.7V$ T _a = -30° C ~ 75 ^o C | -15 | | 15 | mV | *1 |
| | Voltage Accuracy3 | V _{ACC} _ GPIO3 | $VIN = 0.4V \sim 4.7V$ $T_a = -40^{\circ}C \sim 85^{\circ}C$ | -20 | — | 20 | mV | *1 |

*1 :Design reference value not tested during final production inspection. Voltage resolution Typ. value is an approximate value derived from the Input voltage range Max. value and the number of bits.

TMONI voltage resolution, $V_{RES3} = V_{IN3}(Max.) / 2^{14} = 5 / 2^{14} = 0.3 \text{mV}$ approx.GPIO voltage resolution, $V_{RES4} = V_{IN4}(Max.) / 2^{14} = 5 / 2^{14} = 0.3 \text{mV}$ approx.

*2 : This is the final inspection value before shipping out. The value does not include variations caused by stress applied during board mounting or after board mounting.

*3 : Measurement accuracy value including consideration of input average current and input leakage current.

KA49522A

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Doromotor | Sumbol | Condition | | Limits | | Linit | Note |
|----------------------|------------------------------|-------------------------------------------------------|-----|--------|-----|-------|----------------|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit | INOLE |
| VDD55 VOLTAGE MONITO | R | | | | | | |
| Input Voltage Range | V _{IN5} | | 0 | | 7.5 | V | *1 |
| Voltage Resolution | V _{RES5} | 14bits | _ | 0.5 | | mV | *1 |
| Voltage Accuracy1 | V _{ACC_} VDD551 | VIN = 5.5V | -10 | | 10 | mV | *2 to *3 |
| Voltage Accuracy2 | V _{ACC} _ VDD552 | VIN = 5.5V $T_a = -30^{\circ}C \sim 75^{\circ}C$ | -15 | _ | 15 | mV | *1 |
| Voltage Accuracy3 | V _{ACC} _ vdd553 | VIN = 5.5V T _a = -40° C ~ 85°C | -20 | | 20 | mV | *1 |
| EGEXT VOLTAGE MONIT | OR | | | | - | | |
| Input Voltage Range | V _{IN6} | | 0 | | 7.5 | V | *1 |
| Voltage Resolution | V _{RES6} | 14bits | | 0.5 | | mV | *1 |
| Voltage Accuracy1 | V _{ACC_} regext1 | VIN = 5V | -10 | | 10 | mV | *2 to *3 |
| Voltage Accuracy2 | V _{ACC_} regext2 | VIN = 5V T _a = -30° C ~ 75°C | -15 | | 15 | mV | *1 |
| Voltage Accuracy3 | V _{ACC_} regext3 | $VIN = 5V$ $T_a = -40^{\circ}C \sim 85^{\circ}C$ | -20 | | 20 | mV | *1 |

*1 :Design reference value not tested during final production inspection.

Voltage resolution Typ. value is an approximate value derived from the Input voltage range Max. value and the number of bits.

VDD55 voltage resolution, $V_{RES5} = V_{IN4}(Max.) / 2^{14} = 7.5 / 2^{14} = 0.5mV$ approx. REGEXT voltage resolution, $V_{RES6} = V_{IN5}(Max.) / 2^{14} = 7.5 / 2^{14} = 0.5mV$ approx. *2 :This is the final inspection value before shipping out. The value does not include variations caused by stress applied during board mounting or after board mounting.

*3 : Measurement accuracy value including consideration of input average current and input leakage current.

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| | Deremeter | Symbol | Condition | | Limits | | Linit | Note | | | |
|---|----------------------|------------------------------|------------------------------------------------------|-----|--------|-----|-------|----------------|--|--|--|
| | Parameter | Symbol | Condition | Min | Тур | Max | Unit | Note | | | |
| ١ | | | | | | | | | | | |
| | Input Voltage Range | V _{IN7} | | 0 | | 5 | V | *1 | | | |
| | Voltage Resolution | V _{RES7} | 14bits | _ | 0.3 | _ | mV | *1 | | | |
| | Voltage Accuracy1 | V _{ACC_} VDD181 | VIN = 1.85V | -10 | _ | 10 | mV | *2 to *3 | | | |
| | Voltage Accuracy2 | V _{ACC} _ VDD182 | VIN = 1.85V $T_a = -30^{\circ}C \sim 75^{\circ}C$ | -15 | | 15 | mV | *1 | | | |
| | Voltage Accuracy3 | V _{ACC} _ VDD183 | VIN = 1.85V $T_a = -40^{\circ}C \sim 85^{\circ}C$ | -20 | | 20 | mV | *1 | | | |
| C | ELL BALANCING CONTRO | | UT (CBn) | | | | | | | | |
| | Output Impedance | Z _{CB} | ⊿Cn = 3.0V ~ 5.0V | | 12.5 | 20 | Ω | | | | |
| | THERMAL SHUTDOWN | | | | | | | | | | |
| | Shutdown Threshold | T _{SD2} | Тј | 150 | 175 | 200 | °C | *1 | | | |

*1 :Design reference value not tested during final production inspection.

Voltage resolution Typ. value is an approximate value derived from the Input voltage range Max. value and the number of bits.

VDD18 voltage resolution, $V_{RES7} = V_{IN7}(Max.) / 2^{14} = 5 / 2^{14} = 0.3 \text{mV}$ approx.

*2 : This is the final inspection value before shipping out. The value does not include variations caused by stress applied during board mounting or after board mounting.

*3 : Measurement accuracy value including consideration of input average current and input leakage current.

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Parameter | Symbol Condition | | Limits | | Unit | Note | |
|---------------------------------------------------|-----------------------------|--------------------------------------------|-------------|-------|------------|------|----------|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit | INOte |
| OW SPEED CURRENT MC | NITOR (| SRP,SRN) | | | | | |
| Input Voltage Range | V _{IN8} | | -180 | _ | 180 | mV | *1 |
| Voltage Resolution | V _{RES8} | 16bits | _ | 5.493 | _ | μV | |
| Voltage Accuracy1 | V _{ACC} _ IMONI | VIN = 100mV | -1000 | | 1000 | μV | *2 |
| Voltage Accuracy2 | V _{ACC} _ IMONI | VIN = 10mV | -150 | | 150 | μV | *1 |
| Voltage Accuracy3 | V _{ACC} _ IMONI | VIN = 1mV | -25 | | 25 | μV | |
| IIGH SPEED CURRENT MO | | (SRP,SRN) | | | | | |
| Input Voltage Range | V _{IN9} | | -180 | | 180 | mV | *1 |
| Voltage Resolution | V _{RES9} | 15bits | _ | 10.99 | _ | μV | *3 |
| Voltage Accuracy1 | V _{ACC} _ IMONI | VIN = 100mV | -1000 | | 1000 | μV | *2 *3 |
| Voltage Accuracy2 | V _{ACC} _ IMONI | VIN = 10mV | -150 | | 150 | μV | *1 |
| Voltage Accuracy3 | V _{ACC} _ | VIN = 1mV | -50 | | 50 | μV | *3 |
| URRENT PROTECTION (S | RP,SRN |) | | | | | |
| Over Current in Charge Detection Accuracy1 | V _{CP_OCC} | Detection Threshold 5mV & 10mV | -4 (TBD) | | 4 (TBD) | mV | |
| Over Current in Charge Detection Accuracy2 | V _{CP_OCC} | Detection Threshold from 15mV to 120mV | -10 | | 10 | mV | |
| Over Current in Discharge Detection Accuracy1 | V _{CP_OCD} | Detection Threshold from 10mV to 100mV | -10 | | 10 | mV | |
| Over Current in Discharge Detection Accuracy2 | V _{CP_OCD} | Detection Threshold from 100mV to 320mV | -10 | | 10 | % | *1 |
| Short Circuit in Discharge Detection Accuracy1 | V _{CP_SCD} | Detection Threshold from 20mV to 100mV | -10 | | 10 | mV | |
| Short Circuit in Discharge Detection Accuracy2 | V _{CP_SCD} | Detection Threshold from 100mV to 640mV | -10 | | 10 | % | |

*1 : Design reference value not tested during final production inspection.

Voltage resolution Typ. value is an approximate value derived from the Input voltage range Max. value and the number of bits. $V_{RES8} = V_{IN8}(max.) / 2^{16} = 360 \text{mV} / 2^{16} = 5.493 \mu \text{V}$ approx. ; $V_{RES9} = V_{IN9}(max.) / 2^{15} = 360 \text{mV} / 2^{15} = 10.99 \mu \text{V}$ approx.

*2 : This is the final inspection value before shipping out. The value does not include variations caused by stress applied during board mounting or after board mounting.

*3 : Values are for normal measurement mode only (not in V-I sync mode)

KA49522A

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Parameter Symbol | Condition | | Limits | | | Note | | | | |
|---------------------------------|--------------------|----------------------------------------------------|---------------------------|-----|---------------------------|------|------|--|--|--|
| Falameter | Symbol | Condition | Min | Тур | Max | Unit | note | | | |
| GENERAL PURPOSE INP | UT/OUTP | UT (GPIO) | | | 1 | | | | | |
| Input Voltage "H" | V _{IH1} | | V _{CVDD} ×0.8 | — | V _{CVDD} | v | | | | |
| Input Voltage "L" | V _{IL1} | | 0 | | V _{CVDD} ×0.2 | V | | | | |
| Output Voltage "H" | V _{OH1} | $I_{OH} = -1mA$ | V _{CVDD} -0.6 | | V _{CVDD} +0.3 | V | | | | |
| Output Voltage "L" | V _{OL1} | I _{OL} = +1mA | -0.3 | _ | 0.4 | V | | | | |
| GENERAL PURPOSE HV OUTPUT (GPO) | | | | | | | | | | |
| Output Voltage "L" | V _{HVOL1} | I _{OL} = +1mA | -0.3 | | 7.0 | V | | | | |
| DIGITAL INPUT(1) VPC | | | | | | | | | | |
| Input Voltage "H" | V _{IH2} | | 4.0 | | _ | V | | | | |
| Input Voltage "L" | V _{IL2} | | _ | _ | 0.3 | V | | | | |
| Pull-down resistance | R _{IL2} | | 6 | 28 | 55 | MΩ | | | | |
| DIGITAL INPUT(2) LDM | | | | | | | | | | |
| Input Voltage "H" | V _{IH3} | LDM pin voltage rising for load release detection | _ | 2.2 | 2.3 (TBD) | v | | | | |
| Input Voltage "L" | V _{IL3} | LDM pin voltage falling for load current detection | 1.9 (TBD) | 2 | _ | V | | | | |
| Pull-Up current source 1 | I _{IL3_1} | LDM pin=2V ILDM setting=50uA | 30 (TBD) | 50 | 70 (TBD) | μA | | | | |
| Pull-Up current source 2 | I _{IL3_2} | LDM pin=2.2V ILDM setting =400uA | 200 (TBD) | 400 | 600 (TBD) | μA | | | | |
| DIGITAL INPUT(3) SHDN | | | | | - | | | | | |
| Input Voltage "H" | V _{IH4} | | 3.0 | | _ | V | | | | |
| Input Voltage "L" | V _{IL4} | | _ | | 0.1 | V | | | | |
| Pull-down resistance | R _{IL4} | | 200 | 820 | 1500 | kΩ | | | | |

KA49522A

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Parameter | Symbol | Condition | | Limits | | Unit | Note |
|-------------------------|-------------------|--------------------------------------------------------|----------------------------|--------|----------------------------|------|------|
| Farameter | Symbol | Condition | Min | Тур | Max | Unit | note |
| DIGITAL INPUT(4) SDI,SC | L,SEN,FET | OFF | | | | | |
| Input Voltage "H" | V _{IH5} | | V _{CVDD} ×0.8 | _ | V _{CVDD} | V | |
| Input Voltage "L" | V _{IL5} | | 0 | | V _{CVDD} × 0.2 | V | |
| Input Leakage Current | I _{LK5} | | -1 | 0 | 1 | μA | |
| IGITAL INPUT(5) REGSE | L | | | | | | |
| Input Voltage "H" | V _{IH6} | REGSEL pin=H For REGEXT=3.3V output settings | V _{VDD55} -0.3 | | _ | V | |
| Input Voltage "L" | V _{IL6} | REGSEL pin=L For REGEXT=5V output settings | _ | | 0.3 | V | |
| Input Voltage Float | V _{FLT6} | REGSEL pin=Float For REGEXT=2.5V output settings | 2 | 2.75 | 3.5 | V | |
| IGITAL OUTPUT(1) ALA | RM1,SDO | | | | | | |
| Output Voltage "H" | V _{OH7} | I _{OH} = -1mA | V _{CVDD} -0.6 | | V _{CVDD} +0.3 | V | |
| Output Voltage "L" | V _{OL7} | I _{OL} = +1mA | -0.3 | | 0.4 | V | |
| IGITAL OUTPUT(2) NRS | Г | | | | | | |
| Output voltage "L" | V _{OL8} | $I_{OL} = 0 \text{ mA}$ | -0.3 | | 0.5 | V | |
| Pull-up resistance | R _{IL8} | _ | 50 | 100 | 200 | kΩ | |

KA49522A

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Deremeter | Symbol | Condition | Limits | | | Linit | Nata |
|-------------------------------|--------------------------------|-------------------------------------------------------------------|--------|------|-----|-------|------|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit | Note |
| REGEXT UVLO | | | | | | | |
| UV detection voltage | V _{IL_UV1} | REGEXT_SEL pin=L | | 4 | | V | *1 |
| UV release voltage | V _{IH_UV1} | REGEXT_SEL pin=L | | 4.2 | | V | *1 |
| VDD55 UVLO | | | | | | | |
| UVLO detection voltage | V _{IL_UV2} | | | 4.5 | | V | *1 |
| UVLO release voltage | V _{IH_UV2} | | | 4.75 | | V | *1 |
| Nch. FET DRIVER | | | | | | | |
| Drive voltage (DIS="H") | V _{ON_DIS} | $V_{ON_{DIS}} = V_{DIS} - V_{VPACK}$ VGS connect 10M Ω | 9 | 11 | 13 | V | |
| Drive voltage (CHG="H") | V _{ON_CHG} | $V_{ON_{CHG}} = V_{CHG} - V_{VBAT}$ VGS connect 10M Ω | 9 | 11 | 13 | v | |
| Drive voltage (DIS="L") | V _{OFF_DIS} | $V_{OFF_{DIS}} = V_{DIS} - V_{VPACK}$ VGS connect 10M Ω | | | 0.2 | v | |
| Drive voltage (CHG="L") | V _{OFF_CHG} | $V_{OFF_CHG} = V_{CHG} - V_{VBAT}$ VGS connect 10M Ω | | | 0.2 | v | |
| Rise time (DIS="L" to "H") | tr | $V_{DIS} = 0$ to 4V $C_L = 20$ nF | | 20 | 50 | μs | *1 |
| Rise time (CHG="L" to "H") | tr | $V_{CHG} = 0 \text{ to } 4V$ $C_L = 20nF$ | | 20 | 50 | μs | *1 |
| Fall time (DIS ="H" to "L") | Fall time (DIS ="H" to "L") tf | | | 20 | 30 | μs | *1 |
| Fall time (CHG="H" to "L") tf | | V_{CHG} = 90% to 10% C_{L} = 20nF | | 20 | 30 | μs | *1 |

*1 :Design reference value not tested during final production inspection.

Electrical Characteristics (continued)

Unless otherwise noted, the characteristics are specified under the recommended operating condition: VBAT = 81.4 V, CVDD = 5.0V, ambient temperature and test circuit reference.

| Parameter | Symbol | Condition | Limits | | | Lloit | Note |
|------------------------------|----------------------|--------------------------------------------------|--------|-----|-----|-------|------|
| Farameter | Symbol | | Min | Тур | Max | Unit | note |
| SPI Interface Timing (SEN, S | SDI, SCL | , SDO) | | | | | |
| SCL Frequency | f _{SCL} | — | _ | _ | 1 | MHz | |
| SCL Duty Cycle | t _{DUTY} | _ | 45 | 50 | 55 | % | |
| SEN Rising to SCL Rising | t _{SEN_LD} | _ | 100 | | | ns | |
| SCL Falling to SEN Falling | t_{SEN_LG} | _ | 100 | | | ns | |
| SEN "L" Width | t _{SEN_LO} | _ | 500 | _ | | ns | |
| SDI Setup Time | t _{SDI_SU} | SDI valid to SCL falling | 100 | | | ns | |
| SDI Hold Time | t _{SDI_HD} | SCL falling to SDI valid | 100 | | | ns | |
| SDO Valid Time | t _{SDO_VD} | SCL rising to SDO valid $C_L \leq 50 \text{ pF}$ | | _ | 400 | ns | |
| SDO Disable Time | t _{SDO_DIS} | SEN falling to SDO disable | _ | — | 400 | ns | |



Fig.2.4.1 SPI Timing

Electrical Characteristics (continued)

Test Circuit

Electrical characteristics are tested under our recommended 22cell RC filter condition below.



*1: There is a requirement for the usage of REGEXT and CVDD total capacitor value. Please refer to page 23 bottom note (*3) for more detail.

nuvoTon

KA49522A

KA49522A-2101EL-01



January 28, 2021

nuvoTon

KA49522A

KA49522A-2101EL-01

Pin Description

| Pin | Pin name | Туре | Description |
|-----|----------|---------------|-------------------------------------------------------------------------|
| 1 | NRST | 0 | Power Reset Output Pin (Open Drain) |
| 2 | CVDD | l (Supply) | Digital Voltage Supply |
| 3 | TMONI1 | I | Analog Input Pin |
| 4 | TMONI2 | I | Analog Input Pin |
| 5 | TMONI3 | I | Analog Input Pin |
| 6 | TMONI4 | I | Analog Input Pin |
| 7 | TMONI5 | I | Analog Input Pin |
| 8 | SHDN | I | Shutdown Control "L": Active / "H": Shutdown |
| 9 | MODE | I | Test Mode pin for Manufacturer Use Only (Connect to DVSS always) *1 |
| 10 | AVSS1 | GND | Analog Ground |
| 11 | VDD18 | 0 | 1.85V LDO Output Pin for Internal Use |
| 12 | REGSEL | I | External 5V/3.3V/2.5V REGEXT output selection Pin |
| 13 | REGEXT | 0 | External 5V/3.3V/2.5V LDO Output Pin |
| 14 | VDD55 | 0 | 5.5V Regulator Output Pin |
| 15 | REGB | 0 | Base Pin for 5.5V Pre-regulator |
| 16 | AVSS2 | GND | Analog Ground |
| 17 | LDM | I | Load Detect Pin |
| 18 | VPC | I | Wake Up Signal Pin - "L" Active / "H" Wake Up. Also for Charger Detect. |
| 19 | GPOH2 | 0 | High Voltage General Purpose Output Pin 2 (Open Drain) |
| 20 | GPOH1 | 0 | High Voltage General Purpose Output Pin 1 (Open Drain) |

*1 An external pull-down resistor should be connected to MODE pin and it is internally connected to GND through a 1 k Ω resistor.

nuvoTon

KA49522A-2101EL-01

KA49522A

Pin Description (continued)

| Pin | Pin name | Туре | Description | |
|-----|----------|---------------|---------------------------------------------------------|--|
| 21 | CP1 | 0 | Charge Pump Capacitor Pin (Positive Terminal for VPACK) | |
| 22 | CN1 | 0 | Charge Pump Capacitor Pin (Negative Terminal for VPACK) | |
| 23 | CN2 | 0 | Charge Pump Capacitor Pin (Negative Terminal for VBAT) | |
| 24 | CP2 | 0 | Charge Pump Capacitor Pin (Positive Terminal for VBAT) | |
| 25 | VPACK | l (Supply) | Positive Terminal of Battery Pack to load or charger. | |
| 26 | DIS | 0 | Discharge NMOSFET Gate Drive Pin | |
| 27 | CHG | 0 | Charge NMOSFET Gate Drive Pin | |
| 28 | VBAT | l (Supply) | Stacked Cells Highest Voltage Pin | |
| 29 | C22 | I | Cell 22 Input Pin (+ve) | |
| 30 | C21 | I | Cell 21 Input Pin (+ve) / Cell 22 Input Pin (-ve) | |
| 31 | C20 | I | Cell 20 Input Pin (+ve) / Cell 21 Input Pin (-ve) | |
| 32 | C19 | I | Cell 19 Input Pin (+ve) / Cell 20 Input Pin (-ve) | |
| 33 | C18 | I | Cell 18 Input Pin (+ve) / Cell 19 Input Pin (-ve) | |
| 34 | C17 | I | Cell 17 Input Pin (+ve) / Cell 18 Input Pin (-ve) | |
| 35 | C16 | I | Cell 16 Input Pin (+ve) / Cell 17 Input Pin (-ve) | |
| 36 | C15 | I | Cell 15 Input Pin (+ve) / Cell 16 Input Pin (-ve) | |
| 37 | C14 | I | Cell 14 Input Pin (+ve) / Cell 15 Input Pin (-ve) | |
| 38 | C13 | I | Cell 13 Input Pin (+ve) / Cell 14 Input Pin (-ve) | |
| 39 | C12 | I | Cell 12 Input Pin (+ve) / Cell 13 Input Pin (-ve) | |
| 40 | C11 | I | Cell 11 Input Pin (+ve) / Cell 12 Input Pin (-ve) | |

nuvoTon

KA49522A

KA49522A-2101EL-01

Pin Description (continued)

| Pin | Pin name | Туре | Description | |
|-----|----------|------|-----------------------------------------------------------|--|
| 41 | C10 | I | Cell 10 Input Pin (+ve) / Cell 11 Input Pin (-ve) | |
| 42 | C9 | I | Cell 9 Input Pin (+ve) / Cell 10 Input Pin (-ve) | |
| 43 | C8 | I | Cell 8 Input Pin (+ve) / Cell 9 Input Pin (-ve) | |
| 44 | C7 | I | Cell 7 Input Pin (+ve) / Cell 8 Input Pin (-ve) | |
| 45 | C6 | I | Cell 6 Input Pin (+ve) / Cell 7 Input Pin (-ve) | |
| 46 | C5 | I | Cell 5 Input Pin (+ve) / Cell 6 Input Pin (-ve) | |
| 47 | C4 | I | Cell 4 Input Pin (+ve) / Cell 5 Input Pin (-ve) | |
| 48 | C3 | I | Cell 3 Input Pin (+ve) / Cell 4 Input Pin (-ve) | |
| 49 | C2 | I | Cell 2 Input Pin (+ve) / Cell 3 Input Pin (-ve) | |
| 50 | C1 | I | Cell 1 Input Pin (+ve) / Cell 2 Input Pin (-ve) | |
| 51 | C0 | I | Cell 1 Input Pin (-ve) | |
| 52 | GND | GND | Analog Ground | |
| 53 | SRP | I | Shunt Resistor Positive Pin | |
| 54 | NC | - | N.C. Pin | |
| 55 | SRN | I | Shunt Resistor Negative Pin | |
| 56 | GPIO1 | I/O | General Purpose I/O Pin 1 | |
| 57 | GPIO2 | I/O | General Purpose I/O Pin 2 | |
| 58 | GPIO3 | I/O | General Purpose I/O Pin 3 | |
| 59 | ALARM1 | 0 | ALARM1 Pin | |
| 60 | FETOFF | I | CHG/DIS FET Control Pin - "L" Normal / "H" FET Forced OFF | |
| 61 | SDO | 0 | SPI Interface Pin – Data Out *1 | |
| 62 | SDI | I | SPI Interface Pin – Data In *1 | |
| 63 | SCL | I | SPI Interface Pin – Clock *1 | |
| 64 | SEN | I | SPI Interface Pin – Enable *1 | |

*1: An external capacitor may be required near the unused open pin to increase noise immunity.

KA49522A

Block Diagram



nuvoTon

KA49522A

KA49522A-2101EL-01

B. Application Circuit Example



*1: There is a requirement for the usage of REGEXT and CVDD total capacitor value. Please refer to page 23 bottom note (*3) for more detail.

Recommended Constant of External Component

| 16 | Questional | Constant | | | | Nata | |
|---------------------------------------------|---------------------|----------|------|------|------|--------|--|
| Item | Symbol | Min. | Тур. | Max. | Unit | Note | |
| | C _{REGB} | _ | 22 | — | nF | *1, *2 | |
| | R _{REGB} | — | 18 | — | kΩ | *2 | |
| | C _{VDD55} | _ | 10 | — | μF | *1, *2 | |
| | R _{VDD55} | — | 0.1 | — | Ω | *2 | |
| | C _{VDD18} | _ | 2.2 | _ | μF | *1 | |
| | C _{REGEXT} | — | 1 | — | μF | *1,*3 | |
| | R _{GS} | _ | 10 | _ | MΩ | *2 | |
| Constant of components connected to pins | C _{F1} | — | 0.68 | — | μF | *1 | |
| | C _{F2} | _ | 0.68 | | μF | *1 | |
| | R _c | _ | 1 | | kΩ | *5 | |
| | C _c | _ | 1 | | μF | *1,*4 | |
| | R _{sense} | _ | 100 | | mΩ | *6 | |
| | R _{FIL} | _ | 100 | _ | Ω | | |
| | C _{FIL} | _ | 0.1 | | μF | *1 | |
| | R _{LDM} | | 32.4 | _ | kΩ | *7 | |

*1: Use of a ceramic capacitor is recommended.

- *2: The parameters are applicable for system using an external NPN BJT (Diodes Inc MJD340), as shown in the recommended circuit.
- *3: REGEXT can be used for as power supply for CVDD pin and external circuit. 1uF capacitor (CREGEXT) is necessary at REGEXT output. It is recommended to connect a maximum of 1uF capacitor for CVDD pin and external circuit, which is compatible with default CVDD55 and VDD55 NPN device (Diodes Inc MJD340) If it is necessary to increase these total capacitor value, the capacitor CVDD55 must be increased proportionally with about 5 times ratio to ensure stability. Please note start-up time of VDD55 and REGEXT would increase proportionally by doing this.
- *4: Usage of C_n pin input filter Capacitor or Resistor of different value other than the recommended values, or, RC filter connection other than the 22 cells testing circuitry indicated in the Electrical Characteristics, will cause a shift in voltage accuracy.
- *5: R_c can be selected based on the required internal MOS Cell Balance function. It is important to maintain the current below its rated value.
- *6: R_{sense} resistor design is based on actual load current needed. This value should not cause SRP and SRN pin to generate voltage out of the sensing range which will affect measurement accuracy.
- *7: R_{LDM} allow user to adjust Load detector threshold based on system requirement. By using R_{LDM} of 32.4k, it is possible to detect LDM threshold of 0.4V when load current of minimum 70uA is drawn at the pin in the case FET is open case.

Description of Functions

1. Battery Connection

The minimum required VBAT pin voltage is 12.5V to guarantee normal operation.

For application using less than 22 cells, all unused cells Cn pins should be connected as shown in figure below, user shall use cells connect to C22, C21, C1 and C2 pins first and followed by battery from lower cell. Battery cells connection sequence:

Connect the GND pin followed by VBAT pin. After that, it should be connected from the lower cell in turn. GND \rightarrow VBAT \rightarrow Cell between C0-C1 \rightarrow Cell between C1-C2 \rightarrow incrementally

Figures below are some system example. Minimum VBAT for 4 cells system must be higher than 12.5V.



nuvoTon

KA49522A

KA49522A-2101EL-01

Dimensions

• TQFP 64L 10x10mm², Thickness 1mm, Lead Pitch 0.5mm, Lead Length 1mm, EP Size 5.5x5.5mm





VARIATIONS (ALL DIMENSIONS SHOWN IN MM)





| SYMBOLS | MIN. | NOM. | MAX. | |
|---------|---------|---------|-------|--|
| A | _ | | 1.20 | |
| | 0.05 | 0.10 | | |
| A1 | 0.05 | 0.10 | 0.20 | |
| A2 | | 1.00REF | | |
| D | 11.80 | 12.00 | 12.20 | |
| D1 | 9.90 | 10.00 | 10.10 | |
| D2 | 5.50 | - | - | |
| D3 | - | - | 7.00 | |
| E | 11.80 | 12.00 | 12.20 | |
| E1 | 9.90 | 10.00 | 10.10 | |
| E2 | 5.50 | - | - | |
| E3 | - | - | 7.00 | |
| L | 0.45 | 0.60 | 0.75 | |
| L1 | | 1.00REF | | |
| b | 0.15 | 0.20 | 0.25 | |
| С | 0.10 | 0.15 | 0.20 | |
| е | 0.50BSC | | | |
| ddd | 0.10 | | | |
| ссс | 0.10 | | | |
| θ | 0.0° | - | 8.0° | |

Unit: mm

nuvoTon

KA49522A

IMPORTANT NOTICE

2. When the application system is designed by using this IC, please confirm the notes in this book. Please read the notes to descriptions and the usage notes in the book. 3. This IC is intended to be used for measuring battery cell voltage in automotive application. Consult our sales staff in advance for information on the following applications: Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this IC may directly jeopardize life or harm the human body. Any applications other than the standard applications intended. (1) Space appliance (such as artificial satellite, and rocket) (2) Traffic control equipment (such as for automotive, airplane, train, and ship) (3) Medical equipment for life support (4) Submarine transponder (5) Control equipment for power plant (6) Disaster prevention and security device (7) Weapon (8) Others : Applications of which reliability equivalent to (1) to (7) is required Our company shall not be held responsible for any damage incurred as a result of or in connection with the IC being used for any special application, unless our company agrees to the use of such special application. However, for the IC which we designate as products for automotive use, it is possible to be used for automotive. 4. This IC is neither designed nor intended for use in automotive applications or environments unless the IC is designated by our company to be used in automotive applications. Our company shall not be held responsible for any damage incurred by customers or any third party as a result of or in connection with the IC being used in automotive application, unless our company agrees to such application in this book. 5. Please use this IC in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Our company shall not be held responsible for any damage incurred as a result of our IC being used by our customers, not complying with the applicable laws and regulations. 6. Pay attention to the direction of the IC. When mounting it in the wrong direction onto the PCB (printed-circuit-board), it might be damaged.

1. When using the IC for new models, verify the safety including the long-term reliability for each product.

- 7. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In addition, refer to the Pin Description for the pin configuration.
- 8. Perform visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as solder-bridge between the pins of the IC. Also, perform full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the IC during transportation.
- Take notice in the use of this IC that it might be damaged when an abnormal state occurs such as output pin VBAT short, output pin – CVDD fault (Power supply fault), output pin-GND short (Ground fault), output-to-output-pin short (load short), or leakage current between pins. Safety measures such as installation of fuses are recommended because the extent of the above-mentioned damage will depend on the current capability of the power supply.
- The protection circuit is for maintaining safety against abnormal operation. Therefore, the protection circuit should not work during normal operation.
 Especially for the thermal protection circuit, if the area of safe operation or the absolute maximum rating is momentarily exceeded due to output pin to VBAT short, output pin to CVDD short (Power supply fault), or output pin to GND short (Ground fault), the IC might be damaged before the thermal protection circuit could operate.
- 11. Verify the risks which might be caused by the malfunctions of external components.

KA49522A

KA49522A-2101EL-01

Revision History

Control Number 2101EL-01

| Date | Page | Item | Before | After |
|------|------|-----------------|--------|-------|
| 28 | — | Initial Release | — | _ |
| Jan | | | | |
| 2021 | | | | |

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.