

General Description:

JX-K06A is a high performance 4.0MP CMOS image sensor designed and fabricated with SOI's 2.1um pixel technology. It can deliver 2K resolution images at 30fps and 15fps in HDR mode.

The JX-K06A consists of a 2568 x 1448 active pixel sensor (APS) array with on-chip 10-bit ADC, programmable gain control (PGA), and correlated double sampling (CDS) to significantly reduce fixed pattern noise (FPN). The sensor also has many standard programmable and automatic functions. It has both the industry compliant DVP parallel and MIPI CSI2 dual-data lane serial interfaces. The external host controller can access this device through a standard serial interface.

It is available in wafer-level packaged CSP.


Features:

- Automatic functions:
 - ABLC – Automatic Black Level Calibration
- Programmable controls:
 - Gain, exposure, frame rate and size
 - Image mirror and flip
 - Window panning and cropping
 - I2C slave ID
- Output formats:
 - DVP parallel interface
 - MIPI CSI2 (dual lane)
- Data formats:
 - 10-bit RAW RGB
- Others
 - Frame sync
 - Register group write capability
 - Black sunspot cancellation

Key Specifications:

Optical format	1/2.9"	
Active Pixels	2568H x 1448V	
Pixel size	2.1 x 2.1 μm	
Color filter array	RGB Bayer pattern	
Chief Ray Angle	12.5 degrees linear	
Shutter type	Electronic rolling shutter	
Maximum Frame Rate	2K: 2560x1440 @30fps (MIPI) 2K: 2560x1440 @15fps (DVP) HDR: 2560x1440 @15fps (MIPI), 2 frames staggered output	
Supply voltage	Analog	2.6 – 3.0V (2.8V nominal)
	I/O	1.7 – 3.0V (1.8V nominal)
Power consumption	Active	139 mW (MIPI30fps)
	Standby	Typ.: 300 uA
Output Formats	10-bit RGB Raw Data	
Sensitivity	1227 mV/lux-sec	
Max SNR	39 db	
Dynamic range	75.3 db	
Dark Current	2.2 mV/sec @ 45 °C	
Operating temperature	-30 °C to 85 °C	
Stable image temperature	-20 °C to 60 °C	

Functional Block:



Component Order Information:

Part Number	Description
JX-K06A-C1-M3	CSP, MIPI interface

Contents

Pin Diagram:	3
Functional Overview:.....	8
Pixel Array Format:.....	9
Data Output Format:	10
Test Pattern Output:	11
MIPI interface:.....	12
Frame Synchronization:.....	12
Serial Interface:	13
Register Writing:.....	14
Register Group Write Function:	14
Power on/off sequence:.....	15
Electrical Characteristics:	17
CRA Specifications:	18
Mechanical Specifications:	19
IR Reflow:.....	20
CSP Module Schematic (Reference):.....	21
Register Descriptions:.....	22
Document Revision Control.....	26

Pin Diagram:

JX-K06A's pin diagram is shown in Figure 1 and each pin's description is shown in Table 1:

Figure 1: JX-K06A CSP top view















Table 1: Pin Description

Pin number	Pin name	Pin type	Description
A1	PCLK	I/O	DVP Pixel clock output.
A2	DOGND	Supply	Digital I/O ground
A3	DOVDD	Supply	Digital I/O supply voltage.
A4	PWDN	Input	System power down control. High active.
A5	DOVDD	Supply	Digital I/O supply voltage.
A6	DOGND	Supply	Digital I/O ground
A7	VR	Reference	Analog Reference
A8	DVDD	Supply	Digital core supply voltage. With embedded regulator
A9	AGND	Supply	Analog ground
B1	AGND	Supply	Analog ground
B2	HREF	I/O	Line data valid signal output.
B3	VSYNC	I/O	Vertical synchronize signal, drive high when last frame end and drive low before next frame start. Also, can be programmed as frame synchronize input
B4	SDA	I/O	Serial data, pull to DOVDD with a 4.7k Ω resistor
B5	DVDD	Supply	Digital core supply voltage. With embedded regulator
B6	VDD_EF	Supply	Analog supply for Efuse; Need floating.
B7	DOGND	Supply	Digital I/O ground
B8	DOVDD	Supply	Digital I/O supply voltage.
B9	AVDD	Supply	Analog supply voltage.
C1	AVDD	Supply	Analog supply voltage.
C2	DVDD	Supply	Digital core supply voltage. With embedded regulator
C3	SCL	Input	Serial interface clock input.
C4	RSTB	Input	System synchronize reset when driven low, it resumes normal operation with all configuration register set to factory default
C5			
C6			
C7			
C8	VH	Reference	Internal analog reference.
C9	VN	Reference	Internal analog reference.
D1	AVDD	Supply	Analog supply voltage.
D2	D7	I/O	DVP data output bit 7
D3	DOVDD	Supply	Digital I/O supply voltage.
D4	D4	I/O	DVP data output bit 4
D5	D1/SID1	I/O	DVP data output bit 1. I2C Slave ID programming bit<1>, default pull down internally. I2C slave ID can be programmed as "80/81", "84/85", "88/89" or "8C/8D" for write and read.
D6	AGND	Supply	Analog ground
D7	MCN	I/O	MIPI clock lane negative output.
D8	MCP	I/O	MIPI clock lane positive output.
D9	DOGND	Supply	Digital I/O ground
E1	D9	I/O	DVP data output bit 9
E2	D6	I/O	DVP data output bit 6
E3	DVDD	Supply	Digital core supply voltage. With embedded regulator
E4	D3	I/O	DVP data output bit 3
E5	D0/SID0	I/O	Pixel data output bit 0. I2C Slave ID programming bit<0>, default pull down internally.

E6	MDN1	I/O	MIPI data lane 1 negative output.
E7	MDP1	I/O	MIPI data lane 1 positive output.
E8	MDP0	I/O	MIPI data lane 0 positive output.
E9	MDN0	I/O	MIPI data lane 0 negative output.
F1	D8	I/O	DVP data output bit 8
F2	D5	I/O	DVP data output bit 5
F3	DOGND	Supply	Digital I/O ground
F4	D2	I/O	DVP data output bit 2
F5	EXCLK	Input	System clock input.
F6	MVDD	Supply	MIPI supply voltage. Connect to DVDD.
F7	DOGND	Supply	Digital I/O ground
F8	MVDD	Supply	MIPI supply voltage. Connect to DVDD.
F9	DOVDD	Supply	Digital I/O supply voltage.

Table2: I/O Equivalent Circuit Diagram


Symbol	Equivalent Circuit
EXCLK	
SDA	
SCL	
RSTB	
PWDN	
D9,D8,D7,D6,D5, D4,D3,D2,HREF,VS, PCLK	
D1,D0	

<p>MDP1,MDN1, MDP0,MDN0,MCP, MCN,VH,VR</p>	<p>PAD </p> <p>GND_DO </p>
<p>VN</p>	<p>GND_DO </p> <p>PAD </p>

Functional Overview:

The JX-K06A is a progressive-scan CMOS image sensor. It has an on-chip, phase-locked loop (PLL) to generate internal clocks from a single master input clock running between 6 and 27MHz. Figure 2 illustrates the sensor's block diagram.

Figure 2. Functional Block Diagram



User can access and program JX-K06A sensor internal registers through the two-wire serial bus. The core of the sensor is a 2560x1440 pixel array. The timing and control circuitry sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting and reading that row, the pixels in the row integrate the incident light. The exposure is controlled by varying the time interval between reset and readout. Once a row has been read, the data from the columns is sequenced through an analog signal path to apply gain and analog signal to digital signal converter (ADC). The ADC output passes through a digital processing path for black level calibration. Then the data will output through a DVP port or MIPI CSI-2 standard interface.

Pixel Array Format:

The JX-K06A pixel array consists of a 2568-column by 1476-row matrix of pixels addressed by column and row. The address (column 0, row 0) represents the upper-right corner of the entire array (please refer to Figure 3,4 for JX-K06A's Pixel array structure). The first 28 rows are optical black row for black level calibration. Outside of the 2560x1440 active pixels, there are several boundary pixels: 4 rows on top, 4 rows at the bottom, 4 columns on the right, and 4 columns on the left. Please note that only performance of the active image area is defined in the outgoing specifications, performance of dummy columns and rows are not guaranteed as same as the active image. The detailed pixel array arrangement and default read out direction is noted in the following two figures:

Figure 3: Pixel array structure





Figure 4: Pixel array detail with default read out direction.



Data Output Format:

The output images are divided into frames, which are further divided into lines. By default, the sensor produces 2560 lines (rows) of 1440 columns each. The VSYNC and HREF signals indicate the boundaries between frames and lines, respectively. PCLK can be used as a clock to latch the data. For each PCLK cycle, one 10-bit pixel data outputs on the D[9:0] pins (Figure 5). The pixel data is valid when HREF signal is asserted. The VSYNC signal indicates frame end and new frame start. JX-K06A default frame timing is illustrated as figure 6.

Figure 5: Row data output timing





Figure 6: Default frame timing



As shown above in Figure 6, a line (row) period can be calculated as $T_{row} = \text{Frame_width} * T_{hclk}$, and frame rate can be calculated as $\text{fps} = 1 / (\text{Frame_height} * T_{row})$.

As default configuration, VSYNC, PCLK and Data are all valid at PCLK rising edge. For user convenience, JX-K06A provides register bits to control HREF, VSYNC and PCLK polarity. In addition, PCLK also have adjustable delay control.

For pixel Bayer pattern data output, several settings can have effect on pixel output sequences. These registers include HWIn_St, VWin_St, Haddr_St, Mirror, V_Flip. Please consult your SOI AE for further information.

Test Pattern Output:


JX-K06A can output following test patterns as described below:

- 1) Walking "1" test pattern: for most sensor module connectivity test, JX-K06A provides walking "1" test pattern.

MIPI interface:

JX-K06A supports MIPI CSI-2 compliant interface. It has one pair of differential clock lane and two pairs of differential data lane. JX-K06A can output raw8 or raw10 mode through the MIPI interface. In raw8 mode, only 8 MSBs of 10-bit data will output and user needs to set MIPI clock speed at 8x parallel port pixel clock. In raw10 mode, user needs to set MIPI PHY clock as 10x parallel port pixel clock.


Figure 7: MIPI interface frame timing



Frame Synchronization:

JX-K06A provides the capability of frame synchronization. By setting VSYNC pin as input and enable frame-sync option, JX-K06A will work as slave device and synchronized with an external VSYNC. If all master devices and slave devices use same timing setting, all devices frame timing mismatch will be less than few pixel clocks. Figure 8 shows the ways to realize frame synchronization.

Figure 8: Frame Synchronization illustration



Serial Interface:

The serial interface is a two-wire bi-directional bus. Both wires (Serial Clock –SCL and Serial Data – SDA) are connected to DOVDD via a pull-up resistor, and when the bus is free both lines are high. The two-wire serial interface defines several different transmission stages as follows:

- A start bit
- The slave device 7-bit address
- An (No) acknowledge bit coming from slave
- An 8-bit or 16-bit message (address and/or data)
- A stop bit (or another 8bit or 16bit message in multiple Read/Write access)

Figure 9: I2C Timing chart






Table 3: I2C timing characteristic

Symbol	Description	Min	Max	Units
	SCL clock frequency	0	400k	Hz
t1	Hold time for START condition	0.6	-	µs
t2	Data setup time	160	-	ns
t3	High period of the SCL clock	0.6	-	µs
t4	Data hold time	0.2	0.9	µs
t5	Low period of the SCL clock	1.3	-	µs
t6	Setup time for STOP condition	0.6	-	µs
t7	Bus free time between STOP and START condition	1.3	-	µs
	Rise time for both SDA and SCL signals		300	ns
	Fall time for both SDA and SCL signals		300	ns
Cb	Capacitive load for each bus line		400	pF


Single Write Mode operation




Multiple Write Mode (Register address is increased automatically) operation



Single Read Mode operation



Multiple Read Mode (Register address is increased automatically) operation



S: start conditions, A: acknowledge bit, NA: no acknowledge, DATA: 8 bit data, P: stop condition.

JX-K06A slave ID is programmable, default is 0x80/81 for write and read. User can program DVP data bit<1:0> for another configuration. The slave ID program table is list below:

D[1]	D[0]	Read/Write
X	X	81/80
X	Pull high	85/84
Pull high	X	89/88
Pull high	Pull high	8D/8C

Register Writing:

In order to avoid register writing process for one frame being split into two frames by mistake, the register writing should be written as early as possible after VYSNC falling edge or frame start.

Register Group Write Function:


JX-K06A provides register group write function, user can pre-load address (exclude 0x1F) and data into register 0xC0 to 0xFF, then trigger this function by setting Reg0x1F[7], normally JX-K06A will auto write back group register content at next vertical sync period and reset Reg0x1F[7]. JX-K06A can update up to 32bytes of registers.

User can monitor Reg0x1F[7] to make sure group write procedure is finished or not. The monitor I2C read process should not occurs at vertical sync period to prevent conflict with register group write process.

Power on/off sequence:

Figure 10 shows a reference power up sequence of JX-K06A.

Figure 10. Power up sequence for JX-K06A



Note:

1. $T_0 \geq 0 \text{ us}$
2. $T_1 \geq 8192 \text{ EXCLK cycles}$
3. $T_2 \geq 1\text{ms}$
4. $T_3 \geq 1\text{ms}$
5. $T_4 \geq 10\text{ms}$

Slave ID will be updated when:


1. Power up (DVDD/DOVDD)
2. Hardware reset pin: Low -> High
3. Software reset : $\text{Reg0x12[7]} = "1"$

Please stable D1/D0 when issue above commands.

D[1]	D[0]	Read/Write
X	X	81/80
X	Pull high	85/84
Pull high	X	89/88
Pull high	Pull high	8D/8C

Figure 11 shows a reference power down sequence of JX-K06A.

Figure 11. Power down sequence for JX-K06A



Electrical Characteristics:

Table 4. Absolute maximum ratings

Symbol	Descriptions	Absolute maximum rating	Units
V _{DD-IO}	I/O Digital Power	4.5	V
V _{DD-A}	Analog Power	4.5	V
V _{DD-D}	Core Digital Power	3.0	V
V _I	Input voltages	-0.3v to V _{DD-IO} + 1V	V
T _{AS}	Ambient Storage Temperature	-40 ~ 125	°C


Table 5. DC Characteristics (0°C ≤ TA ≤ 85°C, Voltages referenced to GND)

Symbol	Descriptions	Max	Typ	Min	Units
supply					
V _{DD-IO}	Supply voltage (DOVDD)	3.0	1.8	1.7	V
V _{DD-A}	Supply voltage (AVDD)	3.0	2.8	2.6	V
Digital Inputs					
V _{IL}	Input voltage LOW	0.2* V _{DD-IO}	-	-	V
V _{IH}	Input voltage HIGH			0.7*V _{DD-IO}	V
C _{IN}	Input capacitor	10			pF
Digital Outputs (loading 20pF)					
V _{OH}	Output voltage HIGH			V _{DD-IO} - 0.2	V
V _{OL}	Output voltage LOW	0.2			V
Power consumption (Internal DVDD, MVDD short to DVDD; DVP output mode; AVDD=2.8V, DOVDD=1.8V)					
I _{DD-IO}	Supply current (V _{DD-IO} =1.8V@15fps without digital I/O loading)		22		mA
I _{DD-A}	Supply current (V _{DD-A} =2.8V@15fps)		17		mA
Power consumption (Internal DVDD, MVDD short to DVDD; MIPI output mode; AVDD=2.8V, DOVDD=1.8V)					
I _{DD-IO}	Supply current (V _{DD-IO} =1.8V@30fps MIPI2L)		40		mA
I _{DD-A}	Supply current (V _{DD-A} =2.8V@30fps MIPI2L)		24		mA
I _{pwrn}	HW PWDN Pin active		300		uA

CRA Specifications:

JX-K06A is designed with a linear chief ray angle curve as shown in Figure 12. The shifting of the color filter and micro lenses on the sensor is critical to accommodate the ever-shorter height of the camera module as well as minimizing shading at the corner of the image.

Figure 12. CRA Curve for JX-K06A



Mechanical Specifications:

JX-K06A is available in CSP packaged component. Figure 13 shows top view and bottom view of the CSP component. Table 5 shows the nominal dimensions for the packaged chip. BGA Center = (19.285um,27.685um); Optical center = (20.3um, -8.4um).

Figure 13. CSP Top, Bottom, Side View





Table 6. Dimensions for JX-K06A CSP package (in mm)

	Symbol	Nominal	Min	Max	Nominal	Min	Max
		Millimeters			Inches		
Package Body Dimension X	A	6.116	6.091	6.141	0.24079	0.23980	0.24177
Package Body Dimension Y	B	4.119	4.094	4.144	0.16217	0.16118	0.16315
Package Height	C	0.770	0.710	0.830	0.03031	0.02795	0.03268
Ball Height	C1	0.130	0.100	0.160	0.00512	0.00394	0.00630
Package Body Thickness	C2	0.640	0.605	0.675	0.02520	0.02382	0.02657
Thickness from top glass surface to wafer	C3	0.445	0.425	0.465	0.01752	0.01673	0.01831
Glass Thickness	C4	0.400	0.385	0.415	0.01575	0.01516	0.01634
Ball Diameter	D	0.250	0.220	0.280	0.00984	0.00866	0.01102
Total Ball Count	N	51					
Pins pitch X axis	J1	0.600					
Pins pitch Y axis	J2	0.550					
Edge to Pin Center Distance along X1	S1	0.638715	0.608715	0.668715	0.02515	0.02397	0.02633
Edge to Pin Center Distance along Y1	S2	0.656815	0.626815	0.686815	0.02586	0.02468	0.02704
Edge to Pin Center Distance along X1	S3	0.677285	0.647285	0.707285	0.02666	0.02548	0.02785
Edge to Pin Center Distance along Y1	S4	0.712185	0.682185	0.742185	0.02804	0.02686	0.02922

IR Reflow:

Recommended IR-reflow profile and condition



Profile Feature	Green Assembly
Preheat & Soak	
Temperature min (T_{Smin})	150°C
Temperature min (T_{Smax})	200°C
Time (T_{Smin} to T_{Smax}) (t_s)	90-150 seconds (Optimal 100)
Average ramp-up rate(T_{Smax} to T_p)	3°C/second max.
Liquidous temperature (T_L)	217°C
Time at liquidous (t_l)	60-150 seconds (Optimal 120)
Peak package body temperature (T_p)*	240 +/-5°C
Time (t_p) within 5°C of the specified classification temperature (T_c)	10~30 seconds
Average ramp-down rate (T_p to T_{Smax})	6°C/second max.
Time 25°C to Peak temperature	8 minutes max.


Note:

- 1, Maximum number of reflow cycles=3.
- 2, N2 gas reflow or control O2 gas ppm<500 as recommendation.

CSP Module Schematic (Reference):

Figure 14 shows reference schematics for CSP module.

Figure 14. Reference schematic for CSP module



Register Descriptions:

I2C Slave ID

The I2C slave ID is selectable by the initial state of pin D[0] and pin D[1].

Pin D[1]	Pin D[0]	Slave ID (Read/Write)
X	X	81/80
X	Pull high	85/84
Pull high	X	89/88
Pull high	Pull high	8D/8C

Sensor ID

Address (Hex)	Register Name	Default (Hex)	R/W	Description
0A	PIDH	08	R	PIDH[7:0]:Product ID MSBs.
0B	PIDL	52	R	PIDL[7:0]: Product ID LSBs.

System Control

Address (Hex)	Register Name	Default (Hex)	R/W	Description
12	SYS	00	RW	System status set up SYS[7]: Soft reset initialize, "1": initial system reset, it will reset whole sensor to factory default status, and this bit will clear after reset. Default : "0": normal mode SYS[6]: Sleep mode on/off selection, "1": sensor into sleep mode. No data output and all internal operation stops. External controller can stop sensor clock, while I2C interface still can work. Default : "0" : normal mode SYS[5]: mirror image on/off, "0": mirrored image output, "1": normal image output SYS[4]: flip image on/off, "1": flipped image output, "0": normal image output. SYS[3]: HDR mode on/off selection. "0": normal mode, "1": HDR mode. SYS[1]: vertical skip or full mode selection. "0" : full mode, "1":vertical skip mode SYS[0]: Horizontal down sample mode enable.
65	RAMP3	37	RW	RAMP3 [3:0]: Second stage black sun reference control. Strength: (Strong) F,E,D,C,B,A,9,8,7,6,5,4,3,2,1,0. (Weak)
6A	PWC4	1B	RW	PWC4[3:0]: first stage black sun control. Strength : (Strong) F,E,D,C,B,A,9,8,7,6,5,4,3,2,1,0. (Weak)
80	DigData	03	RW	DigData[7]: frame sync function enable DigData[6]: DVP data output sequence adjustment
0C	CK_DIV0	40	RW	[6]: Sensor sunspot elimination control, "1": disable sunspot elimination, "0": enable sunspot elimination
BC	GainMap ping2	17	RW	[4]: Second stage black sun switch on/off enable, "0": always off. "1": Black sun will switch to second stage when analog gain greater than 2x.

AGC and AEC

Address (Hex)	Register Name	Default (Hex)	R/W	Description
---------------	---------------	---------------	-----	-------------

00	PGA	00	RW	Programmable gain, valid 00 to 3F, Total gain = $2^{PGA[6:4]} * (1 + PGA[3:0]/16)$
01	EXP	1F	RW	Exposure line LSBs, EXP [7:0]
02	EXP	00	RW	Exposure line MSBs, EXP[15:8]; Exposure time is defined by EXP[15:0] at line period base. $T_{EXP} = EXP[15:0] * T_{Line}$
50	SBLC_Ctrl	02	RW	[0] : BLC target option when digital gain applies, "1": BLC target level does not affect when apply digital gain. "0": BLC target level will change when apply digital gain.
96	Gain_Ctrl	84	RW	[6:4] : Digital gain control, "000":1x, "001":2x, "010":4x, "011":8x, "100":16x

Black Level Control

Address (Hex)	Register Name	Default (Hex)	R/W	Description
47	RBLC_BY P	42	RW	[3] : blc bypass mode, "0": disable. "1" : enable
49	BLC_TGT	10	RW	Black level calibration target level. BLC_TGT[7]: sign bit. "0" positive; "1" negative BLC_TGT[6:0]: target level.
4A	BLC_Ctrl	05	RW	BLC control BLC_Ctrl[7]: BLC_B bit 10 BLC_Ctrl[6]: BLC_Gb bit 10 BLC_Ctrl[5]: BLC_Gr bit 10 BLC_Ctrl[4]: BLC_R bit 10 BLC_Ctrl[1]: BLC action option. "0": Sensor do BLC only when triggered. "1": always do BLC. BLC_Ctrl[0]: auto BLC function on/off selection. "0": sensor stop calculate black value. "1": sensor calculates black value automatically.
4B	BLC_B	00	RW	B channel black value LSBs. BLC_B[7:0]
4C	BLC_Gb	00	RW	Gb channel black value LSBs. BLC_Gb[7:0]
4D	BLC_Gr	00	RW	Gr channel black value LSBs. BLC_Gr[7:0]
4E	BLC_R	00	RW	R channel black value LSBs. BLC_R[7:0]
4F	BLC_H	00	RW	Black value MSBs. {BLC_R[9:8], BLC_Gr[9:8], BLC_Gb[9:8], BLC_B[9:8]}

Frame Size and Window Control

Address (Hex)	Register Name	Default (Hex)	R/W	Description
20	FrameW	20	RW	Sensor frame time width LSBs; FrameW[7:0]
21	FrameW	03	RW	Sensor frame time width MSBs; FrameW[15:8] FrameW[15:0]: sensor frame width
22	FrameH	DC	RW	Sensor frame time high LSBs ;FrameH[7:0]

23	FrameH	05	RW	Sensor frame time high MSBs. FrameH[15:8] FrameH[15:0]: sensor frame high. Sensor frame rate is defined as Fpclk / (FrameW*FrameH). Fpclk: frequency of pixel clock.
24	Hwin	80	RW	Image horizontal output window width LSBs: Hwin[7:0]
25	Vwin	38	RW	Image vertical output window high LSBs: Vwin[7:0]
26	HVWin	42	RW	Image output window horizontal and vertical MSBs. { Vwin[11:8],Hwin[11:8]}
27	HwinSt	15	RW	Image horizontal output window start position LSBs. HwinSt[7:0]
28	VwinSt	15	RW	Image vertical output window start position LSBs. VwinSt[7:0]
29	HVWinSt	03	RW	Image output window horizontal and vertical start position MSBs. {VwinSt[11:8],HwinSt[11:8]}

DVP Interface

Address (Hex)	Register Name	Default (Hex)	R/W	Description
0C	DVP1	40	RW	DVP control 1. DVP1[1:0]: DVP test mode output option. "00": DVP output normal image data. "01": DVP[9:0] = Output 10-bit walk "1" test pattern
0D	DVP2	50	RW	DVP control 2. DVP2[3:2]: PAD drive capability. "00": min, "11": max.
1D	DVP3	00	RW	DVP control 3 DVP3[7:0]: GPIO direction control for data output port D[7:0]. "1": enable output. "0": tri-state output.
1E	DVP4	10	RW	DVP control 4 DVP4[7]: PCLK polarity control. "0": data output at rising edge of PCLK, "1": data output at falling edge of PCLK DVP4[6]: HREF polarity control. "0": positive, "1": negative DVP4[5]: VSYNC polarity control. "0": positive, "1": negative DVP4[4:0]: GPIO direction control for output port: PCLK, HREF, VSYNC and D[9:8]. "1": enable output. "0": tri-state output.
19	LC Ctrl	20	RW	[7:6]: PCLK delay option.

HDR

Address (Hex)	Register Name	Default (Hex)	R/W	Description
12	SYS	00	RW	SYS[3]: HDR mode on/off selection. "0": normal mode, "1": HDR mode.
05	SAECO	1F	RW	Short exposure lines in HDR mode, SAEC[7:0]: LSB of short exposure lines in HDR mode, each bit equals to 1 lines.
06	SFramSt	1F	RW	Short exposure start position in HDR mode, [6:0]: each bit equals to 2 lines, short exposure packet start at EXP_S_MAX[6:0] * 2 + 1 lines relate to long exposure packet.
08	SAEC1	00	RW	[0]: SAEC[8] MSB of short exposure lines in HDR mode, with Reg05

I2C Group Write

Address (Hex)	Register Name	Default (Hex)	R/W	Description
1F	GLat	00	RW	Group latch control Glat[7]: Group write trigger. "1": system will write reg0xC0 to 0xFF content to proper register. This bit will clear after group write. "0": inactive group write function.
C0	Group0	0A	RW	Group write 1 st data address
C1	Group1	0A	RW	Group write 1 st data value.
C2	Group2	0A	RW	Group write 2 nd data address
C3	Group3	0A	RW	Group write 2 nd data value.
...
FE	Group62	0A	RW	Group write 32 nd data address
FF	Group63	0A	RW	Group write 32 nd data value.

Document Revision Control

Version Number #	Date Released	Comments
R1.0	Oct 26,2022	Initial release of JX-K06A datasheet