## CMP75NF75A/CMF75NF75A/CMB75NF75A



#### N-Channel Enhancement Mode Field Effect Transistor

### **General Description**

The 75NF75A is N-Channel MOSFET, It has specifically been designed to minimize input capacitance and gate charge. The device is therefore suitable in advanced high-efficiency switching applications.

#### **Features**

- Minimize input capacitance and gate charge
- 100% avalanche rated
- Low On-Resistance


#### **Product Summary**

BVDSS	RDSON	ID
80V	$9 m\Omega$	80A

### **Applications**

- Motor Control
- DC-DC converters
- Switching applications

### TO-220/220F/263 Pin Configuration



# **Absolute Maximum Ratings**

Symbol	Parameter	220/263	220F	Units		
$V_{DS}$	Drain-Source Voltage	8	80			
$V_{GS}$	Gate-Source Voltage	±2	±20		±20 V	
I <sub>D</sub> @T <sub>C</sub> =25℃	Continuous Drain Current	80	80	Α		
I <sub>D</sub> @T <sub>C</sub> =100℃	Continuous Drain Current	70	70	А		
I <sub>DM</sub>	Pulsed Drain Current <sup>1</sup>	240	240	А		
EAS	Single Pulse Avalanche Energy <sup>2</sup>	920	920	mJ		
P <sub>D</sub> @T <sub>C</sub> =25℃	Total Power Dissipation	240	45	W		
T <sub>STG</sub>	Storage Temperature Range	-55 to 175		$^{\circ}$		
TJ	Operating Junction Temperature Range -55 to 175		°C			

### **Thermal Data**

Symbol	Parameter	220/263 220F		Unit	
$R_{ heta JA}$	Thermal Resistance Junction-ambient	62.5		°C/W	
R <sub>eJC</sub>	Thermal Resistance Junction-case	0.52	3.33	°C/W	

# CMP75NF75A/CMF75NF75A/CMB75NF75A



#### **N-Channel Enhancement Mode Field Effect Transistor**

### Electrical Characteristics ( $T_J=25^{\circ}$ C), unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	80			V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =30A			9	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	2.0		4.0	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =64V, V <sub>GS</sub> =0V			1	uA
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V			±100	nA
$R_g$	Gate Resistance	f=1MHz		1.7		Ω
Qg	Total Gate Charge	I <sub>D</sub> =40A		76		
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =37.5V		10		nC
Q <sub>gd</sub>	Gate-Drain Charge	V <sub>GS</sub> =10V		40		
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =37.5V		21		
Tr	Rise Time	R <sub>G</sub> =6.8Ω		65		
$T_{d(off)}$	Turn-Off Delay Time	V <sub>GS</sub> =10V		67		ns
T <sub>f</sub>	Fall Time	I <sub>D</sub> =40A		45		
C <sub>iss</sub>	Input Capacitance			4100		
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =20V , V <sub>GS</sub> =0V , f=1MHz		450		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			270		

#### **Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Is	Continuous Source Current	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			80	Α
I <sub>SM</sub>	Pulsed Source Current				240	Α
$V_{SD}$	Diode Forward Voltage	$V_{GS}$ =0V , $I_{S}$ =30A , $T_{J}$ =25 $^{\circ}$ C			1.2	V

#### Note:

1. Pulse width limited by safe operating area

2.Starting TJ=25 °C, ID=43 A, VDD= 50V,L=1mH

3.Pulsed: pulse duration<=300µs, duty cycle <=2%

This product has been designed and qualified for the counsumer market.

Cmos assumes no liability for customers' product design or applications.

Cmos reserver the right to improve product design ,functions and reliability wihtout notice.