

DataSheet

ICW8020【开关电源控制器集成电路】



合肥艾创微电子科技有限公司



General Description

ICW8020 is a highly integrated current mode PWM control IC optimized for high performance, low standby power and cost effective offline flyback converter applications. PWM switching frequency at normal operation is externally programmable and trimmed to tight range. At no load or light load condition, the IC operates in extended 'burst mode' to minimize switching loss. Lower standby power and higher conversion efficiency is thus achieved.VDD low startup current and low operating current contribute to a reliable power on startup design with ICW8020. A large value resistor could thus be used in the startup circuit to minimize the standby power. The internal slope compensation improves system large signal stability and reduces the possible subharmonic oscillation at high PWM duty cycle output. Leading-edge blanking on current sense input removes the signal glitch due to snubber circuit diode reverse recovery and thus greatly reduces the external component count and system cost in the design. ICW8020 offers complete protection coverage self-recovery with automatic feature includina Cycle-by-Cycle current limiting (OCP), over load protection (OLP), VDD over voltage clamp and under voltage lockout (UVLO). The Gate-drive output is clamped at 16V to protect the power MOSFET. In ICW8020, OCP threshold slope is internally optimized to reach constant output power limit over universal AC input range. Excellent EMI performance is achieved with frequency shuffling technique together with soft switching control at the totem pole gate drive output. Tone energy at below 20KHZ is minimized in the design and audio noise is eliminated during operation.

Typical Application

Offline AC/DC flyback converter for

- Battery Charger
- PC/TV/Set-Top Box Power Supplies
- Laptop Power Adaptor
- Open-frame SMPS

Features

- Extended Burst Mode Control For Improved Efficiency and Minimum Standby Power Design
- Audio Noise Free Operation
- External Programmable PWM Switching Frequency
- Internal Synchronized Slope Compensation
- Low VDD Startup Current (3µA) and Low Operating Current (1.8mA)
- External programmable over temperature protection (OTP)
- With or without On-chip VDD OVP for system OVP
- Under Voltage Lockout with Hysteresis (UVLO)
- Gate Output Maximum Voltage Clamp (16V)
- Line Input Compensated Cycle-by-Cycle Overcurrent Threshold Setting For Constant Output current Limiting Over Universal Input Voltage Range(OCP).
- Over load Protection (OLP)

Package

● 8-pin SOP8、DIP8



Typical Application Circuit



Selection Guide



product series	product description		
ICW8020SG	Package: SOP8		
ICW8020DG	Package: DIP8		



Pin Configuration& Pin Assignment



PIN Assignments

Pin Num.	Symbol	Description
1	GND	Ground
2	FB	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and current-sense signal level at PIN6.
3	VIN	Connected through a large value resistor to rectified line input for startup IC supply and line voltage sensing.
4 RI Internal Oscillator frequency setting pin. A resistor connected between RI a the PWM frequency.		Internal Oscillator frequency setting pin. A resistor connected between RI and GND sets the PWM frequency.
5	RT	Temperature sensing input pin. Connected through a NTC resistor to GND.
6	6 SENSE Current sense input pin. Connected to MOSFET current sensing resistor node.	
7	VDD	Chip DC power supply pin.
8	GATE	Totem-pole gate drive output for the power MOSFET.

Block Diagram





Absolute Maximum Ratings

Parameter		nge	Unit
VDD/VIN DC Supply Voltage	3	0	V
VDD Zener Clamp Voltage ^{Note}	VDD_Cla	amp+0.1V	V
VDD DC Clamp Continuous Current	1	0	mA
V_{FB} , V_{SENSE} , V_{RI} , V_{RT} (Voltage at FB, SENSE, RI, RT to GND)	-0.3 ~ 7		V
Min/Max Operating Junction Temperature T _J	-40 ~ 150		°C
Min/Max Storage Temperature Tstg	-55 ~ 150		°C
R_{BJA} thermal Resistance(Junction to air)	SOP8 150		°C/W
	DIP8	90	
P _D Continuous Total Power Dissipation	SOP8	0.9	10/
	DIP8	1.4	W

Caution: The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

Note: VDD_Clamp has a nominal value of 35V.

Recommended Operating Condition

Parameter	Range	Unit
VDD Supply Voltage	12 ~ 23	V
RI Resistor Value	24 ~ 31	KΩ
T _A Operating Ambient Temperature	-20 ~ 85	°C

ESD Information

Symbol	parameter	Test conditon	Min.	Тур.	Max.	Unit
HBM ^{Note}	Human body model on all pins except VIN and VDD	MIL_STD	-	2.5	-	KV

Electrical Characteristics($T_A = 25^{\circ}C$, VDD=16V, RI=24K Ω , if not otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit		
	Supply Voltage (VDD)							
		VDD=15V,						
I _{VDD_Startup}	VDD Start up Current	Measure current	-	3	10	μA		
		into VDD						
I _{VDD_Operation}	Operation Current	V _{FB} =3V	-	1.8	-	mA		
UVLO _{ON}	VDD Under Voltage Lockout Enter		9.5	10.5	11.5	V		
UVLO _{OFF}	VDD Under Voltage Lockout Exit (Recovery)		15	16.5	17.5	V		
V_{DD_Clamp}	VDD Zener Clamp Voltage	$I_{VDD} = 5 \text{ mA}$	-	35	-	V		
OVP _{ON}	VDD Over voltage protection enter		23.5	25	26.5	V		
OVP _{OFF}	VDD Over voltage protection exit(recovery)			23		V		
OVP _{Hys}	OVP Hysteresis	OVP _{ON} -OVP _{OFF}	-	2	-	V		
T_{D_OVP}	VDD OVP debounce time		-	80	-	μS		



	Feedback Input Se	ction(FB Pin)				
AV_{CS}	PWM Input Gain	$\Delta V_{FB} / \Delta V_{CS}$	-	2.8	-	V/V
V_{FB}_{Open}	V _{FB} Open Loop Voltage		-	5.8	-	V
I _{FB_Short}	FB pin short circuit current	Short FB pin to GND,measure current	-	0.8	-	mA
$V_{TH_{0D}}$	Zero Duty Cycle FB Threshold Voltage		-		0.95	V
V_{TH_BM}	Burst mode FB threshold voltage		-	1.7	-	V
V_{TH_PL}	Power Limiting FB Threshold Voltage		-	4.4	-	V
T_{D_PL}	Power limiting Debounce Time		-	80	-	mS
$Z_{FB_{IN}}$	Input Impedance		-	7.2	-	KΩ
	Current Sense Inpu	ut(Sense Pin)		1	1	
T_blanking	Leading edge blanking time		-	250	-	nS
Z _{SENSE_IN}	Input Impedance		-	30	-	KΩ
T _{D_OC}	Over Current Detection and Control Delay	CL=1nF at GATE	-	120	-	nS
V _{TH_OC_0}	Current Limiting Threshold at No Compensation	I _{VIN} =0μΑ	0.80	0.9	0.95	V
$V_{TH_OC_1}$	Current Limiting Threshold at Compensation	I _{VIN} =150μΑ	-	0.81	-	V
	Oscillate	or				
Fosc	Normal Oscillation Frequency		60	65	70	KH:
∆f_Temp	Frequency Temperature Stability	-20°C to 100 °C		2		%
∆f_VDD	Frequency Voltage Stability	VDD = 12-25V		2		%
RI_range	Operating RI Range		12	24	60	KΩ
V_RI_open	RI open load voltage		-	2	-	V
F_BM	Burst Mode Base Frequency		-	22	-	KH:
DC_max	Maximum duty cycle			80		%
DC_min	Minimum duty cycle		-	-	0	%
	Gate Drive C	Dutput				
V _{OL}	Output Low Level	$I_0 = -20 \text{ mA}$	-	-	0.3	V
V _{OH}	Output High Level	lo = 20 mA	11	-	-	V
V _{G_Clamp}	Output Clamp Voltage Level	VDD=20V	-	16	-	V
T_r	Output Rising Time	$C_{L} = 1nF$	-	120	-	nS
 T_f	Output Falling Time	$C_L = 1nF$	-	50	-	nS
	Over Temperature	_				
I RT	Output current of RT pin		-	70	-	μA
V _{TH_OTP}	OTP Threshold		1.015	1.065	1.115	V
V _{TH_OTP_off}	OTP Recovery threshold voltage		-	1.165	-	V
T _{D_OTP}	OTP De-bounce time		-	100	-	μS
V_RT_Open	RT Pin open voltage		-	3.5	-	<u>ب</u> ۷
	Frequency St	huffling	<u> </u>		I	-
∆f_OSC	Frequency Modulation range /Base frequency		-3		3	%
f_shuffling	Shuffling Frequency	RI=24KΩ	-	32		Hz
					w.hficw.co	_



Operation Description

The ICW8020 is a highly integrated PWM controller IC optimized for offline flyback converter applications. The extended burst mode control greatly reduces the standby power consumption and helps the design easily meet the international power conservation requirements.

•Startup Current and Start up Control

Startup current of ICW8020 is designed to be very low so that VDD could be charged up above UVLO (exit) threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet provides reliable startup in application. For a typical AC/DC adaptor with universal input range design, a 2 M Ω , 1/8 W startup resistor could be used together with a VDD capacitor to provide a fast startup and low power dissipation solution.

•Operating Current

The Operating current of ICW8020 is low at 1.8mA. Good efficiency is achieved with ICW8020 low operating current together with extended burst mode control features.

•Frequency shuffling for EMI improvement

The frequency Shuffling/jittering (switching frequency modulation) is implemented in ICW8020. The oscillation frequency is modulated with a random source so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore reduces system design challenge.

•Extended Burst Mode Operation

At zero load or light load condition, majority of the power dissipation in a switching mode power supply is from switching loss on the MOSFET transistor, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads to the reduction on the power loss and thus conserves the energy.

ICW8020 self adjusts the switching mode according to the loading condition. At from no load to light/medium load condition, the FB input drops below burst mode threshold level (1.8V). Device enters Burst Mode control. The Gate drive output switches only when VDD voltage drops below a preset level and FB input is active to output an on state. Otherwise the gate drive remains at off state to minimize the switching loss thus reduce the standby power consumption to the greatest extend. The nature of high frequency switching also reduces the audio noise at any loading conditions.

Oscillator Operation

A resistor connected between RI and GND sets the constant current source to charge/discharge the internal cap and thus the PWM oscillator frequency is determined. The relationship between RI and switching frequency follows the below equation within the specified RI in K Ω range at nominal loading operational condition.



 $F_{osc} = \frac{1560}{RI(K\Omega)}(KHz)$

•Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in ICW8020 current mode PWM control. The switch currentis detected by a sense resistor into the sense pin. An internal leading edge blanking circuit chops off the sense voltage spike at initial MOSFET on state due to Snubber diode reverse recovery so that the external RC filtering on sense input is no longer required. The current limit comparator is disabled and thus cannot turn off the external MOSFET during the blanking period. PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

Gate Drive

ICW8020 Gate is connected to an external MOSFET gate for power switch control. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive output compromises the EMI. A good trade-off is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 16V clamp is added for MOSFET gate protection at higher than expected VDD input.

Over Temperature Protection

A NTC resistor in series with a regular resistor should connect between RT and GND for temperature sensing and protection.NTC resistor value becomes lower when the ambient temperature rises. With the fixed internal current IRT flowing through the resistors, the voltage at RT pin becomes lower at high temperature. The internal OTP circuit is triggered and shutdown the MOSFET when the sensed input voltage is lower than VTH_OTP.

Protection Controls

Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle current limiting (OCP), Over Load Protection (OLP), over temperature protection(OTP), on-chip VDD over voltage protection (OVP, optional), and Under Voltage Lockout (UVLO).

The OCP threshold value is self adjusted lower at higher current into VIN pin. This OCP threshold slope adjustment helps to compensate the increased output power limit at higher AC voltage caused by inherent Over-Current sensing and control delay. A constant output power limit is achieved with recommended OCP compensation scheme on ICW8020.

At overload condition, FB voltage is biased higher. When FB input exceeds power limit threshold value for more than TD_PL, control circuit reacts to shut down the output power MOSFET. Similarly, control circuit shutdowns the



power MOSFET when an over temperature condition is detected. ICW8020 resumes the operation when temperature drops below the hysteresis value. VDD is supplied by transformer auxiliary winding output. It is clamped when VDD is higher than threshold value. The power MOSFET is shut down when VDD drops below UVLO limit and device enters power on start-up sequence thereafter.

Typical Performance Characteristics















Packaging Information

• SOP8



DIM	Millimeters	Incl	nes		
DIM -	Min	Max	Min	Мах	
А	1.3	1.8	0.0512	0.0709	
A1	0.05	0.25	0.002	0.0098	
A2	1.25	1.65	0.0492	0.065	
A3	0.5	0.7	0.0197	0.0276	
b	0.3	0.51	0.0118	0.0201	
С	0.17	0.25	0.0067	0.0098	
D	4.7	5.1	0.185	0.2008	
E	5.8	6.2	0.2283	0.2441	
E1	3.8	4	0.1496	0.1575	
е	1.27(1.27(TYP)		TYP)	
h	0.25	0.5	0.0098	0.0197	
L	0.4	1.27	0.0157	0.05	
L1	1.04(TYP)	0.0409(TYP)		
θ	0	8°	0	8°	
c1	0.25((TYP)	0.0098(TYP)		



eC

Current Mode PWM Controller With Frequency Shuffling





DIM	Millim	eters	Inc	hes
DIM	Min	Max	Min	Мах
А	3.6	4.31	0.1417	0.1697
A1	0.5(T	YP)	0.0197	r(TYP)
A2	3.2	3.6	0.1260	0.1417
A3	1.47	1.65	0.0579	0.0650
b	0.38	0.57	0.0150	0.0224
B1	1.52(7	1.52(TYP)		B(TYP)
С	0.2	0.36	0.0079	0.0142
D	9	9.4	0.3543	0.3700
E1	6.1	6.6	0.2402	0.2598
e A	7.62(7	7.62(TYP)		ΓYP)
e B	7.62	9.3	0.3000	0.3661
е	2.54(2.54(TYP)		ΓYP)
e C	0	0.84	0.0000	0.0331
L	3	3.6	0.1181	0.1417