

#### **N-Channel Enhancement Mode Field Effect Transistor**

### **General Description**

The 80N70 is N-Channel MOSFET, It has specifically been designed to minimize input capacitance and gate charge. The device is therefore suitable in advanced high-efficiency switching applications.

#### **Features**

- Low gate charge
- 100% avalanche rated
- Low On-Resistance


### **Product Summary**

| BVDSS | RDSON | ID  |
|-------|-------|-----|
| 68V   | 8mΩ   | 80A |

### **Applications**

- Motor Control
- DC-DC converters
- Switching applications

### TO-220/263/262 Pin Configuration



#### **Absolute Maximum Ratings**

| Symbol                                | Parameter                                  | Value      | Units |  |
|---------------------------------------|--|------------|-------|--|
| $V_{DS}$                              | Drain-Source Voltage 68                    |            | V     |  |
| $V_{GS}$                              | Gate-Source Voltage                        | ±20        | V     |  |
| I <sub>D</sub> @T <sub>C</sub> =25°C  | Continuous Drain Current                   | 80         | А     |  |
| I <sub>D</sub> @T <sub>C</sub> =100°C | Continuous Drain Current                   | 50         | Α     |  |
| I <sub>DM</sub>                       | Pulsed Drain Current <sup>1</sup>          | 250        | А     |  |
| EAS                                   | Single Pulse Avalanche Energy <sup>2</sup> | 520        | mJ    |  |
| I <sub>AS</sub>                       | Avalanche Current                          | 80         | Α     |  |
| P <sub>D</sub> @T <sub>C</sub> =25°C  | Total Power Dissipation                    | 150        | W     |  |
| T <sub>STG</sub>                      | Storage Temperature Range                  | -55 to 175 | °C    |  |
| TJ                                    | Operating Junction Temperature Range       | -55 to 175 | °C    |  |

## **Thermal Data**

| Symbol         | Parameter                           | Value | Unit |  |
|----------------|-------------------------------------|-------|------|--|
| $R_{	heta JA}$ | Thermal Resistance Junction-ambient | 62.5  | °C/W |  |
| $R_{	heta JC}$ | Thermal Resistance Junction-case    | 1     | °C/W |  |

# CMP80N70/CMB80N70/CMI80N70



#### **N-Channel Enhancement Mode Field Effect Transistor**

### Electrical Characteristics (T<sub>J</sub>=25 ℃, unless otherwise noted)

| Symbol              | Parameter                         | Conditions   | Min. | Тур. | Max. | Unit |
|---------------------|-----------------------------------|--|------|------|------|------|
| BVDSS               | Drain-Source Breakdown Voltage    | V <sub>GS</sub> =0V , I <sub>D</sub> =250uA              | 68   |      |      | V    |
| D                   | Static Drain-Source On-Resistance | V <sub>GS</sub> =10V , I <sub>D</sub> =40A               |      | 7    | 8    | - mΩ |
| R <sub>DS(ON)</sub> |                                   | $V_{GS}$ =4.5 $V$ , $I_D$ =40 $A$                        |      | 8.5  | 11   |      |
| $V_{GS(th)}$        | Gate Threshold Voltage            | V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA | 2    |      | 4    | V    |
|                     | Drain-Source Leakage Current      | V <sub>DS</sub> =60V , V <sub>GS</sub> =0V               |      |      | 1    | uA   |
| I <sub>DSS</sub>    |                                   | V <sub>DS</sub> =60V , V <sub>GS</sub> =0V , Tj=125 °C   |      |      | 100  |      |
| I <sub>GSS</sub>    | Gate-Source Leakage Current       | V <sub>GS</sub> =±20V                                    |      |      | ±100 | nA   |
| gfs                 | Forward Transconductance 3        | V <sub>DS</sub> =15V , I <sub>D</sub> =40A               |      | 60   |      | S    |
| $R_g$               | Gate Resistance                   | $V_{DS}$ =0V , $V_{GS}$ =0V , f=1MHz                     |      | 1.5  |      | Ω    |
| Qg                  | Total Gate Charge                 | I <sub>D</sub> =80A                                      |      | 75   |      |      |
| $Q_gs$              | Gate-Source Charge                | V <sub>DS</sub> =37.5V                                   |      | 19   |      | nC   |
| $Q_{gd}$            | Gate-Drain Charge                 | V <sub>GS</sub> = 10V                                    |      | 25   |      | -    |
| T <sub>d(on)</sub>  | Turn-On Delay Time                | V <sub>DS</sub> =37.5V                                   |      | 25   |      |      |
| T <sub>r</sub>      | Rise Time                         | I <sub>D</sub> =39A                                      |      | 65   |      | 20   |
| $T_{d(off)}$        | Turn-Off Delay Time               | R <sub>G</sub> =4.7 Ω                                    |      | 90   |      | ns   |
| T <sub>f</sub>      | Fall Time                         | V <sub>GS</sub> =10V                                     |      | 45   |      |      |
| Ciss                | Input Capacitance                 |  |      | 3500 |      |      |
| Coss                | Output Capacitance                | $V_{DS}$ =25V , $V_{GS}$ =0V , f=1MHz                    |      | 650  |      | pF   |
| C <sub>rss</sub>    | Reverse Transfer Capacitance      |  |      | 210  |      |      |

### **Diode Characteristics**

| Symbol          | Parameter                          | Conditions   | Min. | Тур. | Max. | Unit |
|-----------------|------------------------------------|--|------|------|------|------|
| Is              | Continuous Source Current          | V <sub>G</sub> =V <sub>D</sub> =0V , Force Current               |      |      | 80   | Α    |
| I <sub>SM</sub> | Pulsed Source Current <sup>1</sup> |  |      |      | 250  | Α    |
| $V_{SD}$        | Diode Forward Voltage <sup>3</sup> | V <sub>GS</sub> =0V , I <sub>S</sub> =80 A , T <sub>J</sub> =25℃ |      |      | 1.5  | V    |

#### Note

1.Pulse width limited by safe operating area

2.Starting T<sub>J</sub>=25 °C, ID=40 A, VDD= 34 V

3.Pulsed: pulse duration=300 $\mu$ s, duty cycle 1.5%

This product has been designed and qualified for the counsumer market.

Cmos assumes no liability for customers' product design or applications.

Cmos reserver the right to improve product design ,functions and reliability wihtout notice.