

Low Charge Injection 8-Channel High Voltage Analog Switch

Features

- ▶ HVCMOS® technology for high performance
- ▶ Very low quiescent power dissipation (-10µA)
- ▶ Output on-resistance typically 22Ω
- ▶ Low parasitic capacitances
- ▶ DC to 50MHz small signal frequency response
- ▶ -60dB typical output off isolation at 5.0MHz
- ▶ CMOS logic circuitry for low power
- ▶ Excellent noise immunity
- ▶ On-chip shift register, latch and clear logic circuitry
- ▶ Flexible high voltage supplies

Applications

- ▶ Medical ultrasound imaging
- ▶ Piezoelectric transducer drivers


General Description

This device is a low charge injection, 8-channel, high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers.

Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feed-through noise, Latch Enable Bar (\overline{LE}) should be left high until all bits are clocked in. Using HVCMOS® technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

These ICs are suitable for various combinations of high voltage supplies, e.g., V_{PP}/V_{NN} : +50V/-150V, or +100V/-100V.

Block Diagram




Ordering Information

Part Number	Package Option	Packing
HV20230PJ-G	28-Lead PLCC	38/Tube
HV20230PJ-G M904	28-Lead PLCC	500/Reel

-G denotes a lead (Pb)-free / RoHS compliant package

Pin Configuration



28-Lead PLCC
(top view)

Absolute Maximum Ratings

Parameter	Value
V_{DD} logic power supply voltage	-0.5V to +15V
$V_{PP} - V_{NN}$ supply voltage	220V
V_{PP} positive high voltage supply	-0.5V to V_{NN} +200V
V_{NN} negative high voltage supply	+0.5V to -200V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation	1.2W


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Product Marking

Top Marking



Bottom Marking



YY = Year Sealed

WW = Week Sealed

L = Lot Number

A = Assembler ID

C = Country of Origin*

 = "Green" Packaging

*May be part of top marking

Package may or may not include the following marks: Si or 28-Lead PLCC

Typical Thermal Resistance

Package	θ_{ja}
28-Lead PLCC	48°C/W

Operating Conditions

Sym	Parameter	Value
V_{DD}	Logic power supply voltage ^{1,3}	4.5V to 13.2V
V_{PP}	Positive high voltage supply ^{1,3}	40V to V_{NN} +200V
V_{NN}	Negative high voltage supply ^{1,3}	-40V to -160V
V_{IH}	High level input voltage	V_{DD} -1.5V to V_{DD}
V_{IL}	Low-level input voltage	0V to 1.5V
V_{SIG}	Analog signal voltage peak-to-peak	V_{NN} +10V to V_{PP} -10V ²
T_A	Operating free air temperature	0°C to 70°C

Notes:

1. Power up/down sequence is arbitrary except GND must be powered -up first and powered down last.
2. V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.
3. Rise and fall times of power supplies V_{DD} , V_{PP} and V_{NN} should not be less than 1.0msec.

DC Electrical Characteristics (Over operating conditions unless otherwise specified)

Sym	Parameter	0°C		+25°C		+70°C		Unit	Conditions	
		Min	Max	Min	Typ	Max	Min			
R_{ONS}	Small signal switch on-resistance	-	30	-	26	38	-	48	Ω	$I_{SIG} = 5.0\text{mA}$, $V_{PP} = +40\text{V}$, $V_{NN} = -160\text{V}$
		-	25	-	22	27	-	32		$I_{SIG} = 200\text{mA}$
		-	25	-	22	27	-	30		$I_{SIG} = 5.0\text{mA}$, $V_{PP} = +100\text{V}$, $V_{NN} = -100\text{V}$
		-	18	-	18	24	-	27		$I_{SIG} = 200\text{mA}$
		-	23	-	20	25	-	30		$I_{SIG} = 5.0\text{mA}$, $V_{PP} = +160\text{V}$, $V_{NN} = -40\text{V}$
		-	22	-	16	25	-	27		$I_{SIG} = 200\text{mA}$
ΔR_{ONS}	Small signal switch on-resistance matching	-	20	-	5.0	20	-	20	%	$I_{SIG} = 5.0\text{mA}$, $V_{PP} = +100\text{V}$, $V_{NN} = -100\text{V}$
R_{ONL}	Large signal switch on-resistance	-	-	-	15	-	-	-	Ω	$V_{SIG} = V_{PP} - 10\text{V}$, $I_{SIG} = 1.0\text{A}$
I_{SOL}	Switch off leakage per switch	-	5.0	-	1.0	10	-	15	μA	$V_{SIG} = V_{PP} - 10\text{V}$, $V_{NN} + 10\text{V}$
V_{OS}	DC offset switch off	-	300	-	100	300	-	300	mV	$R_L = 100\text{k}\Omega$
	DC offset switch on	-	500	-	100	500	-	500	mV	$R_L = 100\text{k}\Omega$
I_{PPQ}	Quiescent V_{PP} supply current	-	-	-	10	50	-	-	μA	All switches Off
I_{NNQ}	Quiescent V_{NN} supply current	-	-	-	-10	-50	-	-	μA	All switches Off
I_{PPQ}	Quiescent V_{PP} supply current	-	-	-	10	50	-	-	μA	All switches On, $I_{SW} = 5.0\text{mA}$
I_{NNQ}	Quiescent V_{NN} supply current	-	-	-	-10	-50	-	-	μA	All switches On, $I_{SW} = 5.0\text{mA}$
I_{SW}	Switch output peak current	-	3.0	-	3.0	2.0	-	2.0	A	V_{SIG} duty cycle < 0.1%
f_{sw}	Output switching frequency	-	-	-	-	50	-	-	kHz	Duty cycle = 50%
I_{PP}	Supply current	-	6.5	-	-	7.0	-	8.0	mA	$V_{PP} = +40\text{V}$, $V_{NN} = -160\text{V}$
		-	4.0	-	-	5.0	-	5.5		$V_{PP} = +100\text{V}$, $V_{NN} = -100\text{V}$
		-	4.0	-	-	5.0	-	5.5		$V_{PP} = +160\text{V}$, $V_{NN} = -40\text{V}$
I_{NN}	Supply current	-	6.5	-	-	7.0	-	8.0	mA	$V_{PP} = +40\text{V}$, $V_{NN} = -160\text{V}$
		-	4.0	-	-	5.0	-	5.5		$V_{PP} = +100\text{V}$, $V_{NN} = -100\text{V}$
		-	4.0	-	-	5.0	-	5.5		$V_{PP} = +160\text{V}$, $V_{NN} = -40\text{V}$
I_{DD}	Logic supply average current	-	4.0	-	-	4.0	-	4.0	mA	$f_{CLK} = 5.0\text{MHz}$, $V_{DD} = 5.0\text{V}$
I_{DDQ}	Logic supply quiescent current	-	10	-	-	10	-	10	μA	---
I_{SOR}	Data out source current	0.45	-	0.45	0.70	-	0.40	-	mA	$V_{OUT} = V_{DD} - 0.7\text{V}$
I_{SINK}	Data out sink current	0.45	-	0.45	0.70	-	0.40	-	mA	$V_{OUT} = 0.7\text{V}$
C_{IN}	Logic input capacitance	-	10	-	-	10	-	10	pF	---

AC Electrical Characteristics(Over recommended operating conditions: $V_{DD} = 5.0V$, unless otherwise specified)


Sym	Parameter	0°C		+25°C			+70°C		Unit	Conditions
		Min	Max	Min	Typ	Max	Min	Max		
t_{SD}	Set up time before \overline{LE} rises	150	-	150	-	-	150	-	ns	---
t_{WLE}	Time width of \overline{LE}	150	-	150	-	-	150	-	ns	---
t_{DO}	Clock delay time to data out	-	150	-	-	150	-	150	ns	---
t_{WCL}	Time width of CL	150	-	150	-	-	150	-	ns	---
t_{SU}	Set up time data to clock	15	-	15	8.0	-	20	-	ns	---
t_H	Hold time data from clock	35	-	35	-	-	35	-	ns	---
f_{CLK}	Clock frequency	-	5.0	-	-	5.0	-	5.0	MHz	50% Duty cycle, $f_{DATA} = f_{CLK}/2$
t_R, t_F	Clock rise and fall times	-	50	-	-	50	-	50	ns	---
t_{ON}	Turn on time	-	5.0	-	-	5.0	-	5.0	μs	$V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10k\Omega$
t_{OFF}	Turn off time	-	5.0	-	-	5.0	-	5.0	μs	$V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10k\Omega$
dv/dt	Maximum V_{SIG} slew rate	-	20	-	-	20	-	20	V/ns	$V_{PP} = +160V, V_{NN} = -40V$
		-	20	-	-	20	-	20		$V_{PP} = +100V, V_{NN} = -100V$
		-	20	-	-	20	-	20		$V_{PP} = +40V, V_{NN} = -160V$
K_o	Off isolation	-30	-	-30	-33	-	-30	-	dB	$f = 5.0MHz, 1.0k\Omega/15pF$ load
		-58	-	-58	-	-	-58	-		$f = 5.0MHz, 50\Omega$ load
K_{CR}	Switch crosstalk	-60	-	-60	-70	-	-60	-	dB	$f = 5.0MHz, 50\Omega$ load
I_{ID}	Output switch isolation diode current	-	300	-	-	300	-	300	mA	300ns pulse width, 2.0% duty cycle
$C_{SG(OFF)}$	Off capacitance SW to GND	5.0	17	5.0	12	17	5.0	17	pF	0V, $f = 1.0MHz$
$C_{SG(ON)}$	On capacitance SW to GND	25	50	25	38	50	25	50	pF	0V, $f = 1.0MHz$
+ V_{SPK} - V_{SPK} + V_{SPK} - V_{SPK} + V_{SPK} - V_{SPK}	Output voltage spike	-	-	-	-	150	-	-	mV	$V_{PP} = +40V, V_{NN} = -160V, R_{LOAD} = 50\Omega$
		-	-	-	-	150	-	-		$V_{PP} = +100V, V_{NN} = -100V, R_{LOAD} = 50\Omega$
		-	-	-	-	150	-	-		$V_{PP} = +160V, V_{NN} = -40V, R_{LOAD} = 50\Omega$
		-	-	-	-	150	-	-		$V_{PP} = +40V, V_{NN} = -160V, V_{SIG} = 0V$
		-	-	-	-	820	-	-		$V_{PP} = +100V, V_{NN} = -100V, V_{SIG} = 0V$
		-	-	-	600	-	-	-		$V_{PP} = +160V, V_{NN} = -40V, V_{SIG} = 0V$
QC	Charge injection	-	-	-	350	-	-	-	pC	$V_{PP} = +40V, V_{NN} = -160V, V_{SIG} = 0V$
		-	-	-	600	-	-	-		$V_{PP} = +100V, V_{NN} = -100V, V_{SIG} = 0V$
		-	-	-	820	-	-	-		$V_{PP} = +160V, V_{NN} = -40V, V_{SIG} = 0V$

Truth Table


D0	D1	D2	D3	D4	D5	D6	D7	\bar{LE}	CLR	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	Off							
H								L	L	On							
	L							L	L		Off						
	H							L	L		On						
		L						L	L			Off					
		H						L	L			On					
			L					L	L				Off				
			H					L	L				On				
				L				L	L					Off			
				H				L	L					On			
					L			L	L							Off	
					H			L	L							On	
						L		L	L								Off
						H		L	L								On
X	X	X	X	X	X	X	X	H	L								Hold Previous State
X	X	X	X	X	X	X	X	X	H								All Switches Off

Notes:


1. The eight switches operate independently.
2. Serial data is clocked in on the L to H transition of the CLK.
3. The switches go to a state retaining their present condition at the rising edge of \bar{LE} . When \bar{LE} is low the shift register data flow through the latch.
4. D_{OUT} is high when data in the shift register 7 is high.
5. Shift register clocking has no effect on the switch states if \bar{LE} is high.
6. The CLR clear input overrides all other inputs.

Logic Timing Waveforms



Test Circuits




Switch OFF Leakage




DC Offset ON/OFF

 T_{ON}/T_{OFF} Test Circuit


OFF Isolation




Isolation Diode Current



Crosstalk









Charge Injection



Output Voltage Spike

Typical Performance Curves







Pin Description

Pin #	Name	Pin #	Name
1	SW3	15	N/C
2	SW3	16	DIN
3	SW2	17	CLK
4	SW2	18	\overline{LE}
5	SW1	19	CL
6	SW1	20	DOUT
7	SW0	21	SW7
8	SW0	22	SW7
9	VPP	23	SW6
10	VNN	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	VDD	27	SW4
14	N/C	28	SW4

28-Lead PLCC Package Outline (PJ)

.453x.453in. body, .180in. height (max), .050in. pitch

**Top View****Vertical Side View****Horizontal Side View****View B****Notes:**

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Actual shape of this feature may vary.

Symbol	A	A1	A2	b	b1	D	D1	E	E1	e	R
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.485	.450	.485	.450	.025
	NOM	.172	.105	-	-	-	.490	.453	.490	.453	.035
	MAX	.180	.120	.083	.021	.032	.495	.456	.495	.456	.045

JEDEC Registration MS-018, Variation AB, Issue A, June, 1993.

Drawings not to scale.

Supertex Doc. #: DSPD-28PLCCPJ, Version B031111.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: <http://www.supertex.com>)