

April 2000

FQD3N40 / FQU3N40

400V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, electronic lamp ballast based on half bridge.

Features

- 2.0A, 400V, $R_{DS(on)}$ = 3.4 Ω @V_{GS} = 10 V Low gate charge (typical 6.0 nC)
- Low Crss (typical 4.2 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

| Symbol | Parameter | | FQD3N40 / FQU3N40 | Units |
|-----------------------------------|---|----------|-------------------|-------|
| V _{DSS} | Drain-Source Voltage | | 400 | V |
| I _D | Drain Current - Continuous (T _C = 25°C) | | 2.0 | Α |
| | - Continuous (T _C = 100°C | :) | 1.25 | Α |
| I _{DM} | Drain Current - Pulsed | (Note 1) | 8.0 | Α |
| V _{GSS} | Gate-Source Voltage | | ± 30 | V |
| E _{AS} | Single Pulsed Avalanche Energy | (Note 2) | 120 | mJ |
| I _{AR} | Avalanche Current | (Note 1) | 2.0 | Α |
| E _{AR} | Repetitive Avalanche Energy | (Note 1) | 3.0 | mJ |
| dv/dt | Peak Diode Recovery dv/dt | (Note 3) | 4.5 | V/ns |
| P _D | Power Dissipation (T _A = 25°C) * | | 2.5 | W |
| | Power Dissipation (T _C = 25°C) | | 30 | W |
| | - Derate above 25°C | | 0.24 | W/°C |
| T _J , T _{STG} | Operating and Storage Temperature Range |) | -55 to +150 | °C |
| T _L | Maximum lead temperature for soldering put 1/8" from case for 5 seconds | ırposes, | 300 | °C |

Thermal Characteristics

| Symbol | Parameter | Тур | Max | Units |
|-----------------|---|-----|------|-------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | | 4.17 | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient * | | 50 | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | | 110 | °C/W |

^{*} When mounted on the minimum pad size recommended (PCB Mount)

| Symbol | Parameter | Test Conditions | | Min | Тур | Max | Units |
|---|---|--|--------------|-----|------------------|----------------|----------------|
| Off Cha | racteristics | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | | 400 | | | V |
| ΔBV _{DSS} / ΔT _J | Breakdown Voltage Temperature Coefficient | I _D = 250 μA, Referenced | to 25°C | 1 | 0.4 | | V/°C |
| I _{DSS} | Zero Onto Voltago Barrio O annot | V _{DS} = 400 V, V _{GS} = 0 V | | - | | 1 | μΑ |
| | Zero Gate Voltage Drain Current | V _{DS} = 320 V, T _C = 125°C | | | | 10 | μΑ |
| I _{GSSF} | Gate-Body Leakage Current, Forward | V _{GS} = 30 V, V _{DS} = 0 V | | | | 100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ | | - | | -100 | nA |
| | racteristics | | | | | | |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | | 3.0 | | 5.0 | V |
| R _{DS(on)} | Static Drain-Source On-Resistance | V _{GS} = 10 V, I _D = 1.0 A | | | 2.6 | 3.4 | Ω |
| 9 _{FS} | Forward Transconductance | V _{DS} = 50 V, I _D = 1.0 A | (Note 4) | 1 | 1.55 | | S |
| C _{iss} C _{oss} | Input Capacitance Output Capacitance Reverse Transfer Capacitance | $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz | | | 180 35 4.2 | 230 45 6 | pF pF pF |
| C _{rss} | Reverse Transfer Capacitance | | | | 4.2 | 6 | pF |
| | ng Characteristics | | | 1 | | 1 | 1 |
| t _{d(on)} | Turn-On Delay Time | V _{DD} = 200 V, I _D = 2.5 A, | | - | 9 | 25 | ns |
| t _r | Turn-On Rise Time | $R_G = 25 \Omega$ | | - | 40 | 90 | ns |
| t _{d(off)} | Turn-Off Delay Time | | (Note 4, 5) | | 10 | 30 | ns |
| t _f | Turn-Off Fall Time | | (14016 4, 3) | - | 25 | 60 | ns |
| Qg | Total Gate Charge | $V_{DS} = 320 \text{ V}, I_{D} = 2.5 \text{ A},$ | | | 6.0 | 7.5 | nC |
| Q _{gs} | Gate-Source Charge | V _{GS} = 10 V | AL | | 1.6 | | nC |
| Q _{gd} | Gate-Drain Charge | | (Note 4, 5) | | 2.8 | | nC |
| Drain-S | Source Diode Characteristics a | nd Maximum Ratings | 6 | | | | |
| I _S | Maximum Continuous Drain-Source Dic | ode Forward Current | | 1 | | 2.0 | Α |
| I _{SM} | Maximum Pulsed Drain-Source Diode F | | | | | 8.0 | Α |
| V_{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, I_{S} = 2.0 \text{ A}$ | | I | | 1.5 | V |
| t _{rr} | Reverse Recovery Time | $V_{GS} = 0 \text{ V, } I_{S} = 2.5 \text{ A,}$ | - | 1 | 170 | | ns |
| | | | (Note 4) | | | | |

- Notes:
 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 53mH, I_{AS} = 2.0A, V_{DD} = 50V, R_Q = 25 Ω , Starting T_J = 25°C 3. I_S = 2.5A, di/dt \leq 200A/µs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300µs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

©2000 Fairchild Semiconductor International Rev. A, April 2000

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)







Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, April 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms











Forward Voltage Drop


©2000 Fairchild Semiconductor International Rev. A, April 2000






IPAK







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{ll} \mathsf{FACT}^\mathsf{TM} & \mathsf{QFET}^\mathsf{TM} \\ \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series}^\mathsf{TM} & \mathsf{QS}^\mathsf{TM} \end{array}$

FAST[®] Quiet Series[™] SuperSOT[™]-3 GTO[™] SuperSOT[™]-6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.


2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

©2000 Fairchild Semiconductor International Rev. A, January 2000



Features

- 2.0A, 400V, $R_{DS(on)} = 3.4\Omega$ @ $V_{GS} = 10$
- Low gate charge (typical 6.0 nC)
- Low Crss (typical 4.2 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

| Product | Product status | Pricing* | Package type | Leads | Packing method |
|-----------|-----------------|----------|--------------|-------|----------------|
| FQD3N40TM | Full Production | \$0.442 | TO-252(DPAK) | 2 | TAPE REEL |

| FQD3N40TF | Full Production | \$0.442 | TO-252(DPAK) | 2 | TAPE REEL |
|-----------|-----------------|---------|--------------|---|-----------|
|-----------|-----------------|---------|--------------|---|-----------|

^{* 1,000} piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor