6 A High-Speed MOSFET **Drivers**

The NCP4420/NCP4429 are 6 A (peak), single output, MOSFET drivers. The NCP4429 is an inverting driver while the NCP4420 is a non-inverting driver. These drivers are fabricated in CMOS for lower power and more efficient operation versus bipolar drivers.

Both drivers have TTL-compatible inputs, which can be driven as high as V_{DD} + 0.3 V or as low as -5 V without upset or damage to the device. This eliminates the need for external level shifting circuitry and its associated cost and size. The output swing is rail-to-rail ensuring better drive voltage margin, especially during power up/power down sequencing. Propagational delay time is only 55 nsec (typ.) and the output rise and fall times are only 25 nsec (typ.) into 2500 pF across the useable power supply range.

Unlike other drivers, the NCP4420/NCP4429 are virtually latch-up proof. They can replace three or more discrete components saving PCB area, costs and improving overall system reliability.

Features

- Latch–Up Protected: Will Withstand >1.5 A Reverse Output Current
- Logic Input Will Withstand Negative Swing Up to 5 V
- ESD Protected (4 kV)
- Matched Rise and Fall Times (25 nsec)
- High Peak Output Current (6 A Peak)
- Wide Operating Range (4.5 V to 18 V)
- High Capacitive Load Drive (10,000 pF)
- Short Delay Time (55 nsec Typ)
- Logic High Input, any Voltage (2.4 V to V_{DD})
- Low Supply Current with Logic "1" Input (450 µA)
- Low Output Impedance (2.5Ω)
- Output Voltage Swing to within 25 mV of Ground or V_{DD}
- Temperature Range -40° C to $+85^{\circ}$ C

Applications

- Switch-Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers JENICE



ON Semiconductor®

http://onsemi.com



- = Assembly ID Code
- = Subcontractor ID Code
- Ζ CO = Country of Orgin

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping
NCP4420DR2 Non–Inverting	SO–8	2500 Tape & Reel
NCP4429DR2 Inverting	SO-8	2500 Tape & Reel
NCP4420P Non–Inverting	PDIP-8	50 Units/Rail
NCP4429P Inverting	PDIP-8	50 Units/Rail

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

ABSOLUTE MAXIMUM RATINGS*		.0	GR
Rating		Value	Unit
Supply Voltage		+20	V
Input Voltage		-5.0 to V _{DD}	V
Input Current (V _{IN} > V _{DD})		50	mA
Power Dissipation, $T_A \le 70^{\circ}C$ SOIC PDIP		470 730	mW
Derating Factors (To Ambient) SOIC PDIP	× 40.	4.0 8.0	mW/°C
Storage Temperature Range, T _{stg}		65 to +150	°C
Operating Temperature (Chip)		+150	°C
Operating Temperature Range (Ambient), T _A		-40 to +85	°C
Lead Temperature (Soldering, 10 sec)		+300	°C

*Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (T_A = +25°C with 4.5 V \leq V_{DD} \leq 18 V, unless otherwise specified.)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Input						
Logic 1 High Input Voltage	V _{IH}	-	2.4	1.8	-	V
Logic 0 Low Input Voltage	V _{IL}	-	-	1.3	0.8	V
Input Voltage Range	V _{IN} (Max)	-	-5.0	-	V _{DD} +0.3	V
Input Current	I _{IN}	$0 V \le V_{IN} \le V_{DD}$	-10	-	10	μA
Output						
High Output Voltage	V _{OH}	See Figure 1	V _{DD} -0.025	-	-	V
Low Output Voltage	V _{OL}	See Figure 1	-	-	0.025	V
Output Resistance, High	R _{OH}	I _{OUT} = 10 mA, V _{DD} = 18 V	-	2.1	2.8	Ω
Output Resistance, Low	R _{OL}	I _{OUT} = 10 mA, V _{DD} = 18 V	-	1.5	2.5	Ω

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Output						
Peak Output Current	I _{PK}	V _{DD} = 18 V (See Figure 5)	-	6.0	-	A
Latch–Up Protection Withstand Reverse Current	I _{REV}	Duty Cycle ≤ 2% t ≤ 300 μs	1.5	-	-	A
Switching Time (Note 1)						
Rise Time	t _R	Figure 1, $C_L = 2500 \text{ pF}$	-	25	35	nsec
Fall Time	t _F	Figure 1, $C_L = 2500 \text{ pF}$	-	25	35	nsec
Delay Time 1	t _{D1}	Figure 1	-	55	75	nsec
Delay Time 2	t _{D2}	Figure 1	-	55	75	nsec
Power Supply						
Power Supply Current	۱ _S	V _{IN} = 3.0 V V _{IN} = 0 V		0.45 55	1.5 150	mA μA
Operating Input Voltage	V _{DD}	_	4.5	-	18	V
ELECTRICAL CHARACTERISTIC specified.) Characteristic	S (Measured over o Symbol	operating temperature range Test Conditions	e with 4.5 V \leq NMin	/ _{DD} ≤ 18 V, Typ	unless otherv	wise Unit
Input						
Logic 1 High Input Voltage	V _{IH}		2.4	_	-	V
Logic 0 Low Input Voltage						
Logic o Low input voltage	VIL	-		-	0.8	V
Input Voltage Range	V _{IL} V _{IN} (Max)		-5.0	-	0.8 V _{DD} +0.3	V V
		$-$ $0 V \le V_{\rm IN} \le V_{\rm DD}$	-5.0 -10			
Input Voltage Range	V _{IN} (Max)	$-$ $0 V \le V_{\rm IN} \le V_{\rm DD}$		-	V _{DD} +0.3	V
Input Voltage Range Input Current	V _{IN} (Max)			-	V _{DD} +0.3	V
Input Voltage Range Input Current Output	V _{IN} (Max)		-10	-	V _{DD} +0.3 10	V µA
Input Voltage Range Input Current Output High Output Voltage	V _{IN} (Max) I _{IN} V _{OH}	See Figure 1	-10 V _{DD} -0.025	-	V _{DD} +0.3 10	ν μΑ ν
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage	V _{IN} (Max) I _{IN} V _{OH} V _{OL}	See Figure 1 See Figure 1 IOUT = 10 mA,	-10 V _{DD} -0.025	- - -	V _{DD} +0.3 10 - 0.025	V μΑ V V
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage Output Resistance, High Output Resistance, Low	V _{IN} (Max) I _{IN} V _{OH} V _{OL} R _{OH}	See Figure 1 See Figure 1 IOUT = 10 mA, VDD = 18 V IOUT = 10 mA,	-10 V _{DD} -0.025 - -	- - - 3.0	V _{DD} +0.3 10 - 0.025 5.0	V μΑ V V
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage Output Resistance, High Output Resistance, Low	V _{IN} (Max) I _{IN} V _{OH} V _{OL} R _{OH}	See Figure 1 See Figure 1 IOUT = 10 mA, VDD = 18 V IOUT = 10 mA,	-10 V _{DD} -0.025 - -	- - - 3.0	V _{DD} +0.3 10 - 0.025 5.0	V μΑ V V
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage Output Resistance, High Output Resistance, Low Switching Time (Note 1)	V _{IN} (Max) I _{IN} V _{OH} V _{OL} R _{OH} R _{OL}	See Figure 1 See Figure 1 $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$ $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$	-10 V _{DD} -0.025 - - -	- - - 3.0 2.3	V _{DD} +0.3 10 - 0.025 5.0 5.0	V μΑ V V Ω
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage Output Resistance, High Output Resistance, Low Switching Time (Note 1) Rise Time	V _{IN} (Max) I _{IN} VOH VOL ROH ROL	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	-10 V _{DD} -0.025 - - - -	- - - 3.0 2.3 32	V _{DD} +0.3 10 - 0.025 5.0 5.0 60	V μA V V Ω Ω nsec
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage Output Resistance, High Output Resistance, Low Switching Time (Note 1) Rise Time Fall Time	V _{IN} (Max) I _{IN} VOH VOL ROH ROH ROL tR t _F	See Figure 1 See Figure 1 $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$ $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$ Figure 1, C _L = 2500 pF Figure 1, C _L = 2500 pF	-10 V _{DD} -0.025 - - - -	- - 3.0 2.3 32 34	V _{DD} +0.3 10 - 0.025 5.0 5.0 60 60	V μA V V Ω Ω nsec
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage Output Resistance, High Output Resistance, Low Switching Time (Note 1) Rise Time Fall Time Delay Time 1 Delay Time 2	V _{IN} (Max) I _{IN} VOH VOL ROH ROH ROL tR tF tF tD1	See Figure 1See Figure 1 $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$ $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$ Figure 1, $C_L = 2500 \text{ pF}$ Figure 1, $C_L = 2500 \text{ pF}$ Figure 1Figure 1Figure 1	-10 V _{DD} -0.025 - - - - -	- - - 3.0 2.3 32 34 50	V _{DD} +0.3 10 - 0.025 5.0 5.0 60 60 100	V μA V V Ω Ω nsec nsec
Input Voltage Range Input Current Output High Output Voltage Low Output Voltage Output Resistance, High Output Resistance, Low Switching Time (Note 1) Rise Time Fall Time Delay Time 1	V _{IN} (Max) I _{IN} VOH VOL ROH ROH ROL tR tF tF tD1	See Figure 1See Figure 1 $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$ $I_{OUT} = 10 \text{ mA},$ $V_{DD} = 18 \text{ V}$ Figure 1, $C_L = 2500 \text{ pF}$ Figure 1, $C_L = 2500 \text{ pF}$ Figure 1	-10 V _{DD} -0.025 - - - - -	- - - 3.0 2.3 32 34 50	V _{DD} +0.3 10 - 0.025 5.0 5.0 60 60 100	V μA V V Ω Ω nsec nsec

1. Switching times guaranteed by design.



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



PACKAGE DIMENSIONS

PDIP-8 P SUFFIX CASE 626-05 ISSUE K



OR NEW DESIGN MEND ON Semiconductor and O are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees

arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that

SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.