

# NCV7383

## FlexRay® Transceiver, Clamp 15

NCV7383 is a single-channel FlexRay bus driver compliant with the FlexRay Electrical Physical Layer Specification Rev. 3.0.1, capable of communicating at speeds of up to 10 Mbit/s. It provides differential transmit and receive capability between a wired FlexRay communication medium on one side and a protocol controller and a host on the other side.

NCV7383 mode control functionality is optimized for nodes without the need of extended power management provided by transceivers with permanent connection to the car battery as is on NCV7381. NCV7383 is primarily intended for nodes switched off by ignition.

It offers excellent Electromagnetic compatibility (EMC) and Electrostatic discharge (ESD) performance.

### KEY FEATURES

#### General

- Compliant with FlexRay Electrical Physical Layer Specification Rev 3.0.1
- FlexRay Transmitter and Receiver in Normal-Power Modes for Communication up to 10 Mbit/s
- Support of 60 ns Bit Time
- FlexRay Low-Power Mode Receiver for Remote Wakeup Detection
- Excellent Electromagnetic Susceptibility (EMS) Level Over Full Frequency Range. Very Low Electromagnetic Emissions (EME)
- Bus Pins Protected Against >10 kV System ESD Pulses
- Safe Behavior Under Missing Supply or No Supply Conditions
- Interface Pins for a Protocol Controller and a Host (TxD, RxD, TxEN, STBN, BGE, ERRN, CSN, SCK, SDO)
- Supply Pins V<sub>CC</sub>, V<sub>IO</sub> with Independent Voltage Ramp Up:
  - ♦ V<sub>CC</sub> Supply Parametrical Range from 4.75 V to 5.25 V
  - ♦ V<sub>IO</sub> Supply Parametrical Range from 2.3 V to 5.25 V
- TxEN Timeout and BGE Feedback
- Two Error Indication Modes
  - ♦ Track mode – Error Signaling on ERRN Pin
  - ♦ Latched mode – Status Register accessible via SPI
- Compatible with 14 V and 28 V Systems
- Operating Ambient Temperature -40°C to +125°C (T<sub>AMB\_Class1</sub>)
- Junction Temperature Monitoring
- TSSOP-14 Package
- These are Pb-Free Devices


#### FlexRay Functional Classes

- Bus Driver – Bus Guardian Interface
- Bus Driver Logic Level Adaptation
- Bus Driver Remote Wakeup




**ON Semiconductor®**

[www.onsemi.com](http://www.onsemi.com)



A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

### PIN CONNECTIONS




### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 20 of this data sheet.

### Quality

- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

### BLOCK DIAGRAM



### Figure 1. Block Diagram

**Table 1. PIN DESCRIPTION**

| Pin Number | Pin Name        | Pin Type                         | Pin Function                                              |
|------------|-----------------|----------------------------------|-----------------------------------------------------------|
| 1          | V <sub>IO</sub> | supply                           | Supply voltage for digital pins level adaptation          |
| 2          | TxD             | digital input, internal PD       | Data to be transmitted                                    |
| 3          | TxEN            | digital input, internal PU       | Transmitter enable input; when High, transmitter disabled |
| 4          | RxD             | digital output                   | Receive data output                                       |
| 5          | BGE             | digital input, internal PD       | Bus guardian enable input; when Low, transmitter disabled |
| 6          | STBN            | digital input, internal PD       | Mode control input                                        |
| 7          | SCK             | digital input, internal PU       | SPI clock input                                           |
| 8          | SDO             | digital output                   | SPI data output                                           |
| 9          | CSN             | digital input, internal PU or PD | Chip select input, active Low                             |
| 10         | ERRN            | digital output                   | Bus Driver error condition indication                     |
| 11         | GND             | ground                           | Ground connection                                         |
| 12         | BM              | high-voltage analog input/output | Bus line minus                                            |
| 13         | BP              | high-voltage analog input/output | Bus line plus                                             |
| 14         | V <sub>CC</sub> | supply                           | Bus driver core supply voltage; 5V nominal                |

Notes: PU means Pull-up  
PD means Pull-down

APPLICATION INFORMATION




Figure 2. Application Diagram

Table 2. RECOMMENDED EXTERNAL COMPONENTS FOR THE APPLICATION DIAGRAM

| Component  | Function                                              | Min | Typ  | Max | Unit     | Note     |
|------------|-------------------------------------------------------|-----|------|-----|----------|----------|
| $C_{VCC}$  | Decoupling capacitor on $V_{CC}$ supply line, ceramic |     | 100  |     | nF       |          |
| $C_{VIO}$  | Decoupling capacitor on $V_{IO}$ supply line, ceramic |     | 100  |     | nF       |          |
| $R_{BUS1}$ | Bus termination resistor                              |     | 47.5 |     | $\Omega$ | (Note 1) |
| $R_{BUS2}$ | Bus termination resistor                              |     | 47.5 |     | $\Omega$ | (Note 1) |
| $C_{BUS}$  | Common-mode stabilizing capacitor, ceramic            |     | 4.7  |     | nF       | (Note 2) |
| CMC        | Common-mode choke                                     |     | 100  |     | $\mu$ H  |          |

1. Tolerance  $\pm 1\%$ , type 0805. The value  $R_{BUS1} + R_{BUS2}$  should match the nominal cable impedance.
2. Tolerance  $\pm 20\%$ , type 0805

## FUNCTIONAL DESCRIPTION

### Operating Modes

NCV7383 can switch between two operating modes depicted in Figure 3. In Normal mode, the chip interconnects a FlexRay communication controller with the bus medium for full-speed communication. This mode is also referred to as normal-power mode.

In Standby mode, the communication is suspended and the power consumption is substantially reduced. A wakeup on the bus can be detected and signaled to the host. The Standby mode is referred to as low-power mode.

The operating mode selected is a function of the host signal STBN, the state of the supply voltages and the wakeup detection. As long as both supplies ( $V_{CC}$  and  $V_{IO}$ ) remain above their respective under-voltage detection levels, the logical control by STBN pin shown in Figure 3 applies. Influence of the power-supplies and of the wakeup detection on the operating modes is described in subsequent paragraphs.




Figure 3. State Diagram




Figure 4. Timing Diagram of Operating Modes Control by the STBN Pin

### Power Supplies and Power Supply Monitoring

NCV7383 is supplied by two pins.  $V_{CC}$  is the main 5 V supply powering NCV7383 and the FlexRay bus driver core.  $V_{IO}$  supply serves to adapt the logical levels of NCV7383 to the host and/or the FlexRay communication controller

digital signal levels. Both supplies should be properly decoupled by filtering capacitors – see Figure 2 and Table 2.

$V_{IO}$  supply voltage can be applied prior to  $V_{CC}$  during Power-up event, however the NCV7383 is not considered

supplied until  $V_{CC}$  supply voltage is above  $uV_{CC\_PORH}$  threshold ( $V_{CC} > uV_{CC\_PORH}$ ) – See Table 3.

Both supplies are monitored by under-voltage detectors with individual thresholds and filtering times both for under-voltage detection and recovery – see Table 15.

### Junction Temperature Monitoring

In order to protect the NCV7383 from being damaged in case of thermal event, a junction temperature monitoring is implemented. High ambient temperature together with the device high power dissipation can lead to junction temperature reaching a critical temperature. Under certain failure conditions (e.g. bus pin shorted to the supply voltage during the transmitter active state), the device power dissipation can be rapidly increased even though the absolute short current is limited. If the junction temperature is higher than  $T_{JSD}$  (typically 165°C) in Normal mode, Thermal Shutdown flag is set and the transmitter is disabled.

This will reduce the power dissipation and decrease the junction temperature.

The transmitter is enabled as soon as the Thermal Shutdown flag is cleared. This requires the junction temperature falling below the Thermal Shutdown level and TxEN pin being set to High in Normal mode.

### Logic Level Adaptation

Level shift input  $V_{IO}$  is used to apply a reference voltage  $uV_{DIG} = uV_{IO}$  to all digital inputs and outputs in order to adapt the logical levels of NCV7383 to the host and/or the FlexRay communication controller digital signal levels.

### Internal Flags

The NCV7383 control logic uses a number of internal flags (i.e. one-bit memories) reflecting important conditions or events. Table 3 summarizes the individual flags and the conditions that lead to a set or reset of the flags.

**Table 3. INTERNAL FLAGS**

| Flag                   | Set Condition                                                                                                                                                | Reset Condition                                                                                                                                        | Comment                                                                 |
|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|
| Remote Wakeup          | $V_{CC}$ Under-voltage flag is not set and Remote Wakeup is detected in Standby mode                                                                         | Normal mode is entered                                                                                                                                 | RxD and ERRN are set Low if Remote Wakeup flag is set and STBN is Low   |
| Mode                   | Normal mode is entered                                                                                                                                       | Normal mode is left                                                                                                                                    |                                                                         |
| Transmitter Ready      | All of the following terms are valid:<br>The bus driver is in Normal mode<br>TxEN Timeout flag is not set<br>BGE is High<br>Thermal Shutdown flag is not set | Any of the following terms is valid:<br>The bus driver is not in Normal mode<br>TxEN Timeout flag is set<br>BGE is Low<br>Thermal Shutdown flag is set |                                                                         |
| Power-on               | $V_{CC}$ power supply level becomes sufficient for the operation of the control logic                                                                        | Normal mode is entered                                                                                                                                 |                                                                         |
| Bus Error              | Transmitter is enabled and Data on bus are different from TxD signal (sampled after each TXD edge)                                                           | (Transmitter is enabled and Data on bus are identical to TxD signal) or TxEN is set High or Normal mode is left                                        | The bus error flag has no influence on the bus driver function          |
| Thermal Shutdown       | Junction temperature is higher than $T_{JSD}$ (typ. 165°C) in a Normal mode                                                                                  | Junction temperature is below $T_{JSD}$ in a Normal mode and TxEN is High or Normal mode is left                                                       | The transmitter is disabled as long as the thermal shutdown flag is set |
| TxEN Time-out          | TxEN is Low for longer than $dBDTxActiveMax$ (typ. 1.5 ms) in a Normal mode                                                                                  | TxEN is High or Normal mode is left                                                                                                                    | The transmitter is disabled as long as the timeout flag is set          |
| $V_{CC}$ Under-voltage | $V_{CC}$ is below the under-voltage threshold for longer than $dBDEVV_{CC}$                                                                                  | $V_{CC}$ is above the under-voltage threshold for longer than $dBDRV_{CC}$                                                                             | Standby mode is forced as long as the $V_{CC}$ UV flag is set           |
| $V_{IO}$ Under-voltage | $V_{IO}$ is below the under-voltage threshold for longer than $dUV_{IO}$                                                                                     | $V_{IO}$ is above the under-voltage threshold for longer than $dBDRV_{IO}$ or Remote Wakeup flag becomes set                                           | Standby mode is forced as long as the $V_{IO}$ UV flag is set           |

Table 3. INTERNAL FLAGS

| Flag      | Set Condition                                                                                                                                                                                                                                                | Reset Condition                                                                                                                                                                                                                                                                                            | Comment                                                      |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|
| SPI Error | SPI error is detected:<br>Number of SCK falling edges while CSN is Low is different from 16 or<br>SCK is not Low at CSN falling or rising edge                                                                                                               | CSN falling edge is detected or<br>Track mode is entered                                                                                                                                                                                                                                                   | The status bits update is discarded if SPI Error is detected |
| Error     | Any of the following flags is set:<br><ul style="list-style-type: none"> <li>• Bus error</li> <li>• Thermal Shutdown</li> <li>• TxEN Timeout</li> <li>• V<sub>CC</sub> Under-voltage</li> <li>• V<sub>IO</sub> Under-voltage</li> <li>• SPI Error</li> </ul> | All of the following Flags (Track mode) or Status bits (Latched mode) are reset:<br><ul style="list-style-type: none"> <li>• Bus error</li> <li>• Thermal Shutdown</li> <li>• TxEN Timeout</li> <li>• V<sub>CC</sub> Under-voltage</li> <li>• V<sub>IO</sub> Under-voltage</li> <li>• SPI Error</li> </ul> | ERRN is set Low if Error flag is set and STBN is High        |

### Internal Error Flag

There are two Error Signaling modes:

- Track mode – the common Error flag is reset when all of the Error related flags are reset – Error flag is directly visible on ERRN pin if STBN pin is High. Minimum ERRN pin indication time is  $dBDERRN_{STABLE}$ .
- Latched mode – the common Error flag is reset when all of the related Status Bits are reset (requires successful status Register read-out while all these flags are reset). The common Error flag is visible on ERRN

pin if STBN pin is High and the particular flags are accessible via SPI interface.

After Power-up the Error signaling is switched to the Latched mode by default (internal Pull-Up on CSN pin).

When V<sub>IO</sub> is not in under-voltage Error indication Track mode can be selected by host request (setting CSN pin Low for longer than  $dERRNModeChange$  while SCK is set High – see Figure 5), or simply by leaving CSN pin permanently connected to GND and SCK pin permanently connected to V<sub>IO</sub>. As soon as Error Indication Track mode is selected, CSN pin internal Pull-Up is switched to Pull-Down providing the CSN pin input current is reduced.




Figure 5. Timing Diagram of Error Indication Mode Control.

### ERRN Pin signaling

Provided  $V_{IO}$  supply is present together with  $V_{CC}$ , the digital output ERRN indicates the state of the internal “Error” flag when the Normal mode is commanded by STBN and the state of the internal “Wake” flag when the Standby mode is commanded by STBN.

The polarity of the indication is reversed – ERRN pin is pulled Low when the “Error” flag or “Wake” flag (depends on STBN pin state) is set. The signaling on pin ERRN is functional in both operating modes.

**Table 4. SIGNALING ON ERRN PIN**

| STBN | Description                     | Error Flag | Wake Flag | ERRN |
|------|---------------------------------|------------|-----------|------|
| High | Detected error signaling        | not set    | x         | High |
|      |                                 | set        | x         | Low  |
| Low  | Detected Wakeup event signaling | x          | not set   | High |
|      |                                 | x          | set       | Low  |

### Failure Conditions Handling

Safe behavior of the NCV7383 is guaranteed in order not to disturb the rest of the FlexRay network in case the NCV7383 is under following fault conditions:

- Undervoltage on  $V_{IO}$  and/or  $V_{CC}$  – Standby mode is entered and transmitter is disabled
- BP or BM is shorted to GND or to Supply voltage – The absolute bus pins output current is limited
- BP and BM are shorted together – The absolute bus pins output current is limited
- GND pin is unconnected while all digital inputs are High – Absolute BP and BM leakage current and input current of the digital input pins are limited.
- TxEN is Low for longer than  $dBDTxActiveMax$  (typ. 1.5 ms) when the NCV7383 is in a Normal mode – the transmitter is disabled
- Junction temperature exceeds the Thermal Shutdown Temperature ( $T_{JSD}$ , typ. 165°C) when the NCV7383 is in a Normal mode – the transmitter is disabled

### SPI Interface and Status Register

A full set of internal bits referred to as status register can be read through the Serial Peripheral Interface (SPI). The status register content is described in Table 5 while an example of the read-out waveform is shown in Figure 6.

As long as the CSN chip select is High, the SCK clock input is not relevant and the SDO output is kept in High-Impedance state. The signal on the SCK input is taken into account only when CSN chip select input is set to Low.

The individual status bits are channeled to SDO pin at the rising edge on SCK pin. The NCV7383 SPI supports baud rates from 10 kbit/s to 2 Mbit/s. The status register consist of 16 main bits and 16 additional bits providing information about the analog and digital part version. The read-out always starts with bit S0.

One SPI frame consists of exactly sixteen bits transferred from the NCV7383 to the host through output pin SDO. The number of SCK falling edges is checked on every SPI frame. If the number is different from 16, the SPI frame is considered as incorrect, SPI frame error flag is set and the status register bits S4–S10 are not reset when the read-out is finished. As soon as the CSN is set to High and no violation was detected in the SPI frame, the read-out is considered as finished. At the same time, the status register bits S4 to S10 are reset provided the corresponding flags are reset – see Table 5.

Additionally, the total number of bits shifted to SDO during the read-out can be extended to 32, considering the SPI frame incorrect. This provides ability to obtain the additional status register bits identifying the production masks version. Such SPI frame sets the SPI frame error flag and the status register bits S4–S10 are not reset when the read-out is finished.

SPI interface is fully functional only if Latched Error Indication mode is selected and  $V_{IO}$  supply is not in undervoltage.

SPI interface is disabled in Power-Off mode ( $V_{CC} < uV_{CC\_PORL}$ ) even if  $V_{IO}$  supply voltage is not in undervoltage.




Figure 6. Definition of SPI Timing Parameters

Table 5. STATUS REGISTER

| Bit Number | Status Bit Content                   | Note                                                                                                                                             | Reset After Finished Read-out                                                         |
|------------|--------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| S0         | Remote wakeup flag                   | reflects directly the corresponding flag                                                                                                         | no                                                                                    |
| S1         | Mode flag                            |                                                                                                                                                  |                                                                                       |
| S2         | Transmitter ready flag               |                                                                                                                                                  |                                                                                       |
| S3         | BGE Feedback                         | Normal mode: BGE pin logical state (Note 3)<br>Other modes: Low                                                                                  | –                                                                                     |
| S4         | Power-on status                      | the status bit is set if the corresponding flag was set previously (the respective High level of the flag is latched in its status counter-part) | yes, if the corresponding flag is re-set and the SPI frame was correct (no SPI error) |
| S5         | Bus error status                     |                                                                                                                                                  |                                                                                       |
| S6         | Thermal shutdown status              |                                                                                                                                                  |                                                                                       |
| S7         | TxEN Timeout status                  |                                                                                                                                                  |                                                                                       |
| S8         | V <sub>CC</sub> Under-voltage status |                                                                                                                                                  |                                                                                       |
| S9         | V <sub>IO</sub> Under-voltage status |                                                                                                                                                  |                                                                                       |
| S10        | SPI Error status                     |                                                                                                                                                  |                                                                                       |
| S11        | not used; always Low                 | –                                                                                                                                                | –                                                                                     |
| S12        | not used; always High                | –                                                                                                                                                | –                                                                                     |
| S13        | not used; always Low                 | –                                                                                                                                                | –                                                                                     |
| S14        | not used; always High                | –                                                                                                                                                | –                                                                                     |
| S15        | Parity                               | Exclusive-OR of Status bits S0–S14                                                                                                               | –                                                                                     |
| S16–S23    | Version of the NCV7383 analog part   | Fixed values identifying the production masks version. Cannot be read out without detection of an SPI Error                                      | –                                                                                     |
| S24–S31    | Version of the NCV7383 digital part  |                                                                                                                                                  |                                                                                       |

3. The BGE pin state is latched during Status bit S2 read-out, at the SCK pin falling edge.

### Mode Changes Caused by Internal Flags

Changes of some internal flags described in Table 3 can force an operating mode transition complementing or overruling the operating mode control by the digital input STBN which is shown in Figure 3:

- Setting the  $V_{IO}$  or  $V_{CC}$  under-voltage flag causes a transition to the Standby mode
- Reset of the Under-voltage flag (i.e. recovery from under-voltage) re-enables the control of the chip by digital input STBN.
- Setting of the Wake flag causes the reset of all under-voltage flags. The NCV7383 stays in the Standby mode.

### FlexRay Bus Driver

NCV7383 contains a fully-featured FlexRay bus driver compliant with Electrical Physical Layer Specification

Rev. 3.0.1. The transmitter part translates logical signals on digital inputs TxEN, BGE and TxD into appropriate bus levels on pins BP and BM. A transmission cannot be started with Data\_1. In case the TxEN is set Low for longer than  $dBDTxActiveMax$  in Normal mode, the TxEN Timeout flag is set and the transmitter is disabled. The receiver part monitors bus pins BP and BM and signals the detected levels on digital output RxD. The different bus levels are defined in Figure 7. The function of the bus driver and the related digital pins in different operating modes is detailed in Tables 6 and 7.

- The transmitter can only be enabled if the activation of the transmitter is initiated in Normal mode.
- The Normal mode receiver function is enabled by entering the Normal mode.
- The Low power receiver function is enabled by entering the Standby mode.




Figure 7. FlexRay Bus Signals

Table 6. TRANSMITTER FUNCTION AND TRANSMITTER-RELATED PINS

| Operating Mode | BGE | TxEN | TxD | Transmitted Bus Signal |
|----------------|-----|------|-----|------------------------|
| Standby        | x   | x    | x   | Idle_LP                |
| Normal         | 0   | x    | x   | Idle                   |
|                | 1   | 1    | x   | Idle                   |
|                | 1   | 0    | 0   | Data_0                 |
|                | 1   | 0    | 1   | Data_1                 |

Table 7. RECEIVER FUNCTION AND RECEIVER-RELATED PINS

| Operating Mode | Signal on Bus | Wake flag | RxD  |
|----------------|---------------|-----------|------|
| Standby        | x             | not set   | High |
|                | x             | set       | Low  |
| Normal         | Idle          | x         | High |
|                | Data_0        | x         | Low  |
|                | Data_1        | x         | High |

### Bus Guardian Interface

The interface consists of the BGE digital input signal allowing a Bus Guardian unit to disable the transmitter.

### Bus Driver Remote Wakeup Detection

During the Standby mode and under the presence of  $V_{CC}$  voltage, a low-power receiver constantly monitors the

activity on bus pins BP and BM. A valid remote wake-up is detected when either a wakeup pattern or a dedicated wakeup frame is received.

A wakeup pattern is composed of two Data\_0 symbols separated by Data\_1 or Idle symbols. The basic wakeup pattern composed of Data\_0 and Idle symbols is shown in Figure 8; the wakeup pattern composed of Data\_0 and

Data\_1 symbols – referred to as “alternative wakeup pattern” – is depicted in Figure 9.

A remote wake-up is detected even if a transition from Normal mode to Standby mode takes place while a valid wakeup pattern is being received (if the wakeup pattern starts in Normal mode and ends in Standby mode).




Figure 8. Valid Remote Wakeup Pattern




Figure 9. Valid Alternative Remote Wakeup Pattern

A remote wakeup will be also detected if NCV7383 receives a full FlexRay frame at 10 Mbit/s with the following payload data:

0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00,  
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00,  
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF

The wakeup pattern, the alternative wakeup pattern and the wakeup frame lead to identical wakeup treatment and signaling.

ABSOLUTE MAXIMUM RATINGS

Table 8. ABSOLUTE MAXIMUM RATINGS

| Symbol                     | Parameter                                                                      |                | Min  | Max                  | Unit |
|----------------------------|--------------------------------------------------------------------------------|----------------|------|----------------------|------|
| uV <sub>CC-MAX</sub>       | 5V Supply voltage                                                              |                | -0.3 | 5.5                  | V    |
| uV <sub>IO-MAX</sub>       | Supply voltage for V <sub>IO</sub> voltage level adaptation                    |                | -0.3 | 5.5                  | V    |
| uDigiIn <sub>MAX</sub>     | DC voltage at digital inputs (STBN, TxD, TxEN, BGE, SCSN, SCLK)                |                | -0.3 | 5.5                  | V    |
| uDigiOut <sub>MAX</sub>    | DC voltage at digital Outputs (RxD, ERRN, SDO)                                 |                | -0.3 | V <sub>IO</sub> +0.3 | V    |
| iDigiOut <sub>IN-MAX</sub> | Digital output pins input current (V <sub>IO</sub> = 0 V)                      |                | -10  | 10                   | mA   |
| uBM <sub>MAX</sub>         | DC voltage at pin BM                                                           |                | -50  | 50                   | V    |
| uBP <sub>MAX</sub>         | DC voltage at pin BP                                                           |                | -50  | 50                   | V    |
| T <sub>J-MAX</sub>         | Junction temperature                                                           |                | -40  | 175                  | °C   |
| T <sub>STG</sub>           | Storage Temperature Range                                                      |                | -55  | 150                  | °C   |
| uESD <sub>IEC</sub>        | System HBM on pins BP and BM<br>(as per IEC 61000-4-2; 150 pF/330 Ω)           |                | -10  | +10                  | kV   |
| uESD <sub>EXT</sub>        | Component HBM on pins BP, BM<br>(as per EIA-JESD22-A114-B; 100 pF/1500 Ω)      |                | -8   | +8                   | kV   |
| uESD <sub>INT</sub>        | Component HBM on all other pins<br>(as per EIA-JESD22-A114-B; 100 pF/1500 Ω)   |                | -4   | +4                   | kV   |
| uV <sub>TRAN</sub>         | Voltage transients, pins BP and BM<br>According to ISO7637-2, Class C (Note 4) | test pulses 1  | -100 | -                    | V    |
|                            |                                                                                | test pulses 2a | -    | +75                  | V    |
|                            |                                                                                | test pulses 3a | -150 | -                    | V    |
|                            |                                                                                | test pulses 3b | -    | +100                 | V    |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. Test is carried out according to setup in *FlexRay Physical Layer EMC Measurement Specification, Version 3.0*. This specification is referring to ISO7637. Test for higher voltages is planned.

OPERATING RANGES

Table 9. NCV7383: OPERATING RANGES

| Symbol        | Parameter                                                                     | Min  | Max      | Unit |
|---------------|-------------------------------------------------------------------------------|------|----------|------|
| $uV_{CC-OP}$  | Supply voltage 5 V                                                            | 4.75 | 5.25     | V    |
| $uV_{IO-OP}$  | Supply voltage for $V_{IO}$ voltage level adaptation                          | 2.3  | 5.25     | V    |
| $uDigIO_{OP}$ | DC voltage at digital pins (TxD, TxEN, RxD, BGE, STBN, ERRN, SCSN, SCLK, SDO) | 0    | $V_{IO}$ | V    |
| $uBM_{OP}$    | DC voltage at pin BM                                                          | -50  | 50       | V    |
| $uBP_{OP}$    | DC voltage at pin BP                                                          | -50  | 50       | V    |
| $T_{AMB}$     | Ambient temperature (Note 5)                                                  | -40  | 125      | °C   |
| $T_{J\_OP}$   | Junction temperature                                                          | -40  | 150      | °C   |

5. The specified range corresponds to  $T_{AMB\_Class1}$

## THERMAL CHARACTERISTICS

Table 10. PACKAGE THERMAL RESISTANCE

| Symbol             | Rating                                             | Value | Unit |
|--------------------|----------------------------------------------------|-------|------|
| $R_{\theta JA\_1}$ | Thermal Resistance Junction-to-Air, JEDEC 1S0P PCB | 153   | K/W  |
| $R_{\theta JA\_2}$ | Thermal Resistance Junction-to-Air, JEDEC 2S2P PCB | 104   | K/W  |

## ELECTRICAL CHARACTERISTICS

The characteristics defined in this section are guaranteed within the operating ranges listed in Table 9, unless stated otherwise. Positive currents flow into the respective pin.

Table 11. CURRENT CONSUMPTION

| Symbol                | Parameter                                            | Conditions                                                       | Min | Typ | Max | Unit          |
|-----------------------|------------------------------------------------------|------------------------------------------------------------------|-----|-----|-----|---------------|
| $iV_{CC-NORM-IDLE}$   | Current consumption from $V_{CC}$                    | Normal mode – bus signals Idle                                   |     |     | 15  | mA            |
| $iV_{CC-NORM-ACTIVE}$ |                                                      | Normal mode – bus signals Data_0/1<br>$R_{BUS} = \text{No load}$ |     |     | 37  | mA            |
|                       |                                                      | Normal mode – bus signals Data_0/1<br>$R_{BUS} = 40-55 \Omega$   |     |     | 72  | mA            |
| $iV_{CC-LP}$          |                                                      | Standby mode, $T_J \leq 85^\circ\text{C}$ (Note 6)               |     |     | 30  | $\mu\text{A}$ |
| $iV_{IO-NORM}$        | Current consumption from $V_{IO}$                    | Normal mode                                                      |     |     | 1   | mA            |
| $iV_{IO-LP}$          |                                                      | Standby mode, $T_J \leq 85^\circ\text{C}$ (Note 6)               |     |     | 6   | $\mu\text{A}$ |
| $iTot\_LP$            | Total current consumption – Sum from all supply pins | Standby mode                                                     |     |     | 53  | $\mu\text{A}$ |
|                       |                                                      | Standby mode, $T_J < 85^\circ\text{C}$ (Note 6)                  |     |     | 37  | $\mu\text{A}$ |
|                       |                                                      | Standby mode, $T_J < 25^\circ\text{C}$ (Note 6)                  |     |     | 24  | $\mu\text{A}$ |

6. Values based on design and characterization, not tested in production

Table 12. TRANSMISSION PARAMETERS

| Symbol           | Parameter                                                                                                                                       | Conditions                                                                                                                                                       | Min | Typ | Max   | Unit |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-------|------|
| $uBDT_{xactive}$ | Differential voltage $ uBP-uBM $ when sending symbol "Data_0" or "Data_1" (Functional class Bus driver increased voltage amplitude transmitter) | $R_{BUS} = 40-55 \Omega$ ;<br>$C_{BUS} = 100 \text{ pF}$<br>Parameters defined in Figure 10.                                                                     | 600 |     | 2000  | mV   |
| $uBDT_{xidle}$   | Differential voltage $ uBP-uBM $ when driving signal "Idle"                                                                                     |                                                                                                                                                                  | 0   |     | 25    | mV   |
| $dBdT_{x10}$     | Transmitter delay, negative edge                                                                                                                | Test setup as per Figure 14 with $R_{BUS} = 40 \Omega$ ;<br>$C_{BUS} = 100 \text{ pF}$<br>Sum of TxD signal rise and fall time (20%–80% $V_{IO}$ ) of up to 9 ns |     |     | 60    | ns   |
| $dBdT_{x01}$     | Transmitter delay, positive edge                                                                                                                |                                                                                                                                                                  |     |     | 60    | ns   |
| $dBdT_{xAsym}$   | Transmitter delay mismatch, $ dBdT_{x10}-dBdT_{x01} $ (Note 8)                                                                                  | Parameters defined in Figure 10.                                                                                                                                 |     |     | 4     | ns   |
| $dBusTx10$       | Fall time of the differential bus voltage from 80% to 20%                                                                                       |                                                                                                                                                                  | 6   |     | 18.75 | ns   |
| $dBusTx01$       | Rise time of the differential bus voltage from 20% to 80%                                                                                       |                                                                                                                                                                  | 6   |     | 18.75 | ns   |
| $dBusTxDif$      | Differential bus voltage fall and rise time mismatch $ dBusTx10-dBusTx01 $                                                                      |                                                                                                                                                                  |     |     | 3     | ns   |

7. Values based on design and characterization, not tested in production

8. Guaranteed for  $\pm 300\text{mV}$  and  $\pm 150 \text{ mV}$  level of uBus

9. Not tested in production. Limits based on bus driver simulations. For more information see *FlexRay Communication System – Electrical Physical Layer Specification, Version 3.0.1*.


Table 12. TRANSMISSION PARAMETERS

| Symbol                                                       | Parameter                                                                                   | Conditions                                                                                                                   | Min | Typ | Max  | Unit |
|--------------------------------------------------------------|---------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|-----|-----|------|------|
| dTxEN <sub>LOW</sub>                                         | Time span of bus activity                                                                   | Test setup as per Figure 14 with $R_{BUS} = 40\ \Omega$ ; $C_{BUS} = 100\ \text{pF}$<br><br>Parameters defined in Figure 11. | 550 |     | 650  | ns   |
| dBDTxia                                                      | Transmitter delay idle → active                                                             |                                                                                                                              |     |     | 75   | ns   |
| dBDTxai                                                      | Transmitter delay active → idle                                                             |                                                                                                                              |     |     | 75   | ns   |
| dBDTxDM                                                      | Idle–active transmitter delay mismatch<br>$ dBDTxia - dBDTxai $                             |                                                                                                                              |     |     | 50   | ns   |
| dBusTxia                                                     | Transition time idle > active                                                               |                                                                                                                              |     |     | 30   | ns   |
| dBusTxai                                                     | Transition time active > idle                                                               |                                                                                                                              |     |     | 30   | ns   |
| dBDBGEia                                                     | BGE delay idle → active (Note 7)                                                            | $R_{BUS} = 40\ \Omega$ ;<br>$C_{BUS} = 100\ \text{pF}$                                                                       |     |     | 75   | ns   |
| dBDBGEai                                                     | BGE delay active > idle (Note 7)                                                            |                                                                                                                              |     |     | 75   | ns   |
| dBDTxActiveMax                                               | Maximum length of transmitter activation                                                    |                                                                                                                              | 650 |     | 2600 | μs   |
| iBP <sub>BMSHORTMax</sub><br>iBM <sub>BPSHORTMax</sub>       | Absolute maximum output current when BP shorted to BM – no time limit                       | $R_{ShortCircuit} \leq 1\ \Omega$                                                                                            |     |     | 60   | mA   |
| iBP <sub>GNDShortMax</sub><br>iBM <sub>GNDShortMax</sub>     | Absolute maximum output current when shorted to GND – no time limit                         | $R_{ShortCircuit} \leq 1\ \Omega$                                                                                            |     |     | 60   | mA   |
| iBP <sub>-5VShortMax</sub><br>iBM <sub>-5VShortMax</sub>     | Absolute maximum output current when shorted to –5 V – no time limit                        | $R_{ShortCircuit} \leq 1\ \Omega$                                                                                            |     |     | 60   | mA   |
| iBP <sub>BAT27ShortMax</sub><br>iBM <sub>BAT27ShortMax</sub> | Absolute maximum output current when shorted to 27 V – no time limit                        | $R_{ShortCircuit} \leq 1\ \Omega$                                                                                            |     |     | 60   | mA   |
| iBP <sub>BAT48ShortMax</sub><br>iBM <sub>BAT48ShortMax</sub> | Absolute maximum output current when shorted to 48 V – no time limit                        | $R_{ShortCircuit} \leq 1\ \Omega$                                                                                            |     |     | 72   | mA   |
| $R_{BDTTransmitter}$                                         | Bus interface equivalent output impedance<br>Bus driver simulation model parameter (Note 9) |                                                                                                                              | 31  | 105 | 500  | Ω    |

7. Values based on design and characterization, not tested in production


8. Guaranteed for  $\pm 300\text{mV}$  and  $\pm 150\text{mV}$  level of uBus

9. Not tested in production. Limits based on bus driver simulations. For more information see *FlexRay Communication System – Electrical Physical Layer Specification, Version 3.0.1*.



TxD signal is constant for 100..4400 ns before the first edge.  
All parameters values are valid even if the test is performed with opposite polarity.

**Figure 10. Transmission Parameters (TxEN is Low and BGE is High)**



**Figure 11. Transmission Parameters for Transitions between Idle and Active (TxD is Low)**

Table 13. RECEPTION PARAMETERS

| Symbol                             | Parameter                                                                                                                  | Conditions                                                                                           | Min  | Typ  | Max  | Unit          |
|------------------------------------|----------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|------|------|------|---------------|
| uData0                             | Receiver threshold for detecting Data_0                                                                                    | Activity detected previously.<br>$ uBP-uBM  \leq 3 \text{ V}$                                        | -300 |      | -150 | mV            |
| uData1                             | Receiver threshold for detecting Data_1                                                                                    |                                                                                                      | 150  |      | 300  | mV            |
| $ uData1 - uData0 $                | Mismatch of receiver thresholds                                                                                            | $(uBP+uBM)/2 = 2.5 \text{ V}$                                                                        | -30  |      | 30   | mV            |
| uData0_LP                          | Low power receiver threshold for detecting Data_0                                                                          | $uV_{CC} = 5 \text{ V}$ .                                                                            | -400 |      | -100 | mV            |
| uCM                                | Common mode voltage range (with respect to GND) that does not disturb the receiver function and reception level parameters | $uBP = (uBP+uBM)/2$ (Note10)                                                                         | -10  |      | 15   | V             |
| uBias                              | Bus bias voltage during bus state Idle in Normal mode                                                                      | $R_{BUS}= 40 - 55 \text{ }\Omega$ ;<br>$C_{BUS}= 100 \text{ pF}$ (Note 11)                           | 1800 | 2500 | 3150 | mV            |
|                                    | Bus bias voltage during bus state Idle in Standby mode                                                                     |                                                                                                      | -100 | 0    | 100  | mV            |
| $R_{CM1}, R_{CM2}$                 | Receiver common mode resistance                                                                                            | (Note 11)                                                                                            | 10   |      | 40   | k $\Omega$    |
| C_BP, C_BM                         | Input capacitance on BP and BM pin (Note 13)                                                                               | $f = 5 \text{ MHz}$                                                                                  |      |      | 20   | pF            |
| C_BusDIF                           | Bus differential input capacitance (Note 13)                                                                               | $f = 5 \text{ MHz}$                                                                                  |      |      | 5    | pF            |
| $iBP_{LEAK}$<br>$iBM_{LEAK}$       | Absolute leakage current when driver is off                                                                                | $uBP = uBM = 5 \text{ V}$<br>All other pins = 0 V                                                    |      |      | 5    | $\mu\text{A}$ |
| $iBP_{LEAKGND}$<br>$iBM_{LEAKGND}$ | Absolute leakage current, in case of loss of GND                                                                           | $uBP = uBM = 0 \text{ V}$<br>All other pins = 16 V                                                   |      |      | 1600 | $\mu\text{A}$ |
| uBusRxData                         | Test signal parameters for reception of Data_0 and Data_1 symbols                                                          | Test signal and parameters defined in Figures 12 and 13.<br><br>RxD pin loaded with 25 pF capacitor. | 400  |      | 3000 | mV            |
| dBusRx0BD                          |                                                                                                                            |                                                                                                      | 60   |      | 4330 | ns            |
| dBusRx1BD                          |                                                                                                                            |                                                                                                      | 60   |      | 4330 | ns            |
| dBusRx10                           |                                                                                                                            |                                                                                                      |      |      | 22.5 | ns            |
| dBusRx01                           |                                                                                                                            |                                                                                                      |      |      | 22.5 | ns            |
| dBDRx10                            | Receiver delay, negative edge (Note 12)                                                                                    |                                                                                                      |      |      | 75   | ns            |
| dBDRx01                            | Receiver delay, positive edge (Note 12)                                                                                    |                                                                                                      |      |      | 75   | ns            |
| dBDRxAsym                          | Receiver delay mismatch<br>$ dBDRx10- dBDRx01 $ (Note 12)                                                                  |                                                                                                      |      |      | 5    | ns            |
| uBusRx                             | Test signal parameters for bus activity detection                                                                          |                                                                                                      | 400  |      | 3000 | mV            |
| dBusActive                         |                                                                                                                            |                                                                                                      | 590  |      | 610  | ns            |
| dBusIdle                           |                                                                                                                            |                                                                                                      | 590  |      | 610  | ns            |
| dBusRxia                           |                                                                                                                            |                                                                                                      | 18   |      | 22   | ns            |
| dBusRxai                           |                                                                                                                            |                                                                                                      | 18   |      | 22   | ns            |
| dBdIdleDetection                   | Bus driver filter-time for idle detection                                                                                  |                                                                                                      | 50   |      | 200  | ns            |
| dBdActivityDetection               | Bus driver filter-time for activity detection                                                                              |                                                                                                      | 100  |      | 250  | ns            |
| dBDRxai                            | Bus driver idle reaction time                                                                                              |                                                                                                      | 100  |      | 275  | ns            |
| dBDRxia                            | Bus driver activity reaction time                                                                                          |                                                                                                      | 100  |      | 325  | ns            |
| dBdTxRxai                          | Idle-Loop delay                                                                                                            |                                                                                                      |      |      | 300  | ns            |

10. Tested on a receiving bus driver. Sending bus driver has a ground offset voltage in the range of  $[-12.5 \text{ V to } +12.5 \text{ V}]$  and sends a 50/50 pattern.

11. Bus driver is connected to GND and  $uV_{CC} = 5 \text{ V}$ .

12. Guaranteed for  $\pm 300 \text{ mV}$  and  $\pm 150 \text{ mV}$  level of  $uBus$

13. Values based on design and characterization, not tested in production




Figure 12. Reception Parameters




Figure 13. Parameters of Bus Activity Detection

**Table 14. REMOTE WAKE-UP DETECTION PARAMETERS**

| Symbol                                  | Parameter                                         | Conditions | Min  | Typ | Max | Unit |
|-----------------------------------------|---------------------------------------------------|------------|------|-----|-----|------|
| dWU <sub>0Detect</sub>                  | Wake-up detection time for Data_0 symbol          |            | 1    |     | 4   | μs   |
| dWU <sub>IdleDetect</sub>               | Wake-up detection time for Idle/Data_1            |            | 1    |     | 4   | μs   |
| dWU <sub>Timeout</sub>                  | Total Wake-up detection time (Note 15)            |            | 50   |     | 140 | μs   |
| dWU <sub>Interrupt</sub>                | Acceptance timeout for interruptions              | (Note 14)  | 0.13 |     | 1   | μs   |
| dBDWakeup<br>Reaction <sub>remote</sub> | Reaction time after remote wakeup event (Note 15) |            |      |     | 50  | μs   |

14. The minimum value is only guaranteed, when the phase that is interrupted was continuously present for at least 870ns.

15. Values based on design and characterization, not tested in production

**Table 15. POWER SUPPLY MONITORING PARAMETERS**

| Symbol                | Parameter                                             | Conditions | Min  | Typ | Max  | Unit |
|-----------------------|-------------------------------------------------------|------------|------|-----|------|------|
| uBDUVV <sub>CC</sub>  | V <sub>CC</sub> under-voltage threshold               |            | 4    |     | 4.5  | V    |
| uUV <sub>IO</sub>     | V <sub>IO</sub> under-voltage threshold               |            | 2    |     | 2.3  | V    |
| uUV_HYST              | Hysteresis of the under-voltage detectors             |            | 20   | 100 | 200  | mV   |
| dBDUVV <sub>CC</sub>  | V <sub>CC</sub> Undervoltage detection time (Note 16) |            | 35   | 60  | 100  | μs   |
| dBDUVV <sub>IO</sub>  | V <sub>IO</sub> Undervoltage detection time (Note 16) |            | 35   | 60  | 100  | μs   |
| dBDRV <sub>CC</sub>   | V <sub>CC</sub> Undervoltage recovery time (Note 16)  |            | 35   | 60  | 100  | μs   |
| dBDRV <sub>IO</sub>   | V <sub>IO</sub> Undervoltage recovery time (Note 16)  |            | 14   | 30  | 48   | μs   |
| uV <sub>CC_PORH</sub> | V <sub>CC</sub> threshold for power on event          |            | 3.0  |     | 3.9  | V    |
| uV <sub>CC_PORL</sub> | V <sub>CC</sub> threshold for power off event         |            | 2.95 |     | 3.85 | V    |

16. Values based on design and characterization, not tested in production

**Table 16. TEMPERATURE MONITORING PARAMETERS**

| Symbol           | Parameter               | Conditions | Min | Typ | Max | Unit |
|------------------|-------------------------|------------|-----|-----|-----|------|
| T <sub>JSD</sub> | Thermal shut-down level |            | 150 | 165 | 185 | °C   |

**Table 17. HOST INTERFACE TIMING PARAMETERS**

| Symbol                                 | Parameter                                                         | Conditions                                      | Min | Typ | Max | Unit |
|----------------------------------------|-------------------------------------------------------------------|-------------------------------------------------|-----|-----|-----|------|
| dBDModeChange                          | STBN level filtering time for operating mode transition (Note 17) |                                                 | 14  |     | 50  | μs   |
| dReactionTime <sub>ERRN</sub>          | Reaction time on ERRN pin                                         |                                                 |     |     | 50  | μs   |
| dBDE <sub>ERRN</sub> <sub>STABLE</sub> | Error signaling time                                              | Track mode                                      | 1   |     | 10  | μs   |
| dERRNModeChange                        | Error signaling mode change request detection time                | Latched mode<br>V <sub>IO</sub> UV flag not set | 95  |     | 330 | μs   |

17. Values based on design and characterization, not tested in production

**Table 18. SPI INTERFACE TIMING CHARACTERISTICS**

| Symbol    | Parameter                                        | Conditions | Min | Typ | Max | Unit |
|-----------|--------------------------------------------------|------------|-----|-----|-----|------|
| dCSN_SCK  | First SPI clock edge after CSN active            |            | 250 |     |     | ns   |
| dSCK_CSN  | Last SPI clock edge before CSN inactive          |            | 250 |     |     | ns   |
| dCSN_SDO  | SDO output stable after CSN active               |            |     |     | 150 | ns   |
|           | SDO output High-Z after CSN inactive             |            |     |     | 150 | ns   |
| dSCK_per  | SPI clock period                                 |            | 0.5 |     | 100 | μs   |
| dSCK_High | Duration of SPI clock High level                 |            | 250 |     |     | ns   |
| dSCK_Low  | Duration of SPI clock Low level                  |            | 250 |     |     | ns   |
| dSCK_SDO  | SDO output stable after an SPI clock rising edge |            |     |     | 150 | ns   |
| dCSN_High | SPI Inter-frame space (CSN inactive)             |            | 250 |     |     | ns   |

## DIGITAL INPUT SIGNALS

Table 19. DIGITAL INPUT SIGNALS VOLTAGE THRESHOLDS (Pins STBN, BGE, TxEN, CSN, SCK)

| Symbol             | Parameter                | Conditions           | Min                | Typ | Max                | Unit |
|--------------------|--------------------------|----------------------|--------------------|-----|--------------------|------|
| $uV_{DIG-IN-LOW}$  | Low level input voltage  | $uV_{DIG} = uV_{IO}$ | -0.3               |     | $0.3 \cdot V_{IO}$ | V    |
| $uV_{DIG-IN-HIGH}$ | High level input voltage |                      | $0.7 \cdot V_{IO}$ |     | 5.5                | V    |

Table 20. TxD PIN PARAMETERS

| Symbol        | Parameter                    | Conditions                                               | Min                | Typ | Max                | Unit          |
|---------------|------------------------------|----------------------------------------------------------|--------------------|-----|--------------------|---------------|
| $uBDLogic\_0$ | Low level input voltage      |                                                          | -0.3               |     | $0.4 \cdot V_{IO}$ | V             |
| $uBDLogic\_1$ | High level input voltage     |                                                          | $0.6 \cdot V_{IO}$ |     | 5.5                | V             |
| $R_{PD\_TxD}$ | Pull-down resistance         |                                                          | 5                  | 11  | 20                 | k $\Omega$    |
| $iTxDI_L$     | Low level input current      | $uTXD = 0\text{ V}$                                      | -1                 | 0   | 1                  | $\mu\text{A}$ |
| $C\_BDTxD$    | Input capacitance on TxD pin | $uTXD = 100\text{ mV}$ , $f = 5\text{ MHz}$<br>(Note 18) |                    |     | 10                 | pF            |

18. Values based on design and characterization, not tested in production

Table 21. TxEN PIN PARAMETERS

| Symbol         | Parameter                | Conditions                                     | Min | Typ | Max | Unit          |
|----------------|--------------------------|------------------------------------------------|-----|-----|-----|---------------|
| $R_{PU\_TxEN}$ | Pull-up resistance       |                                                | 50  | 110 | 200 | k $\Omega$    |
| $iTxEN_{IH}$   | High level input current | $uTXEN = V_{IO}$                               | -1  | 0   | 1   | $\mu\text{A}$ |
| $iTxEN_{LEAK}$ | Input leakage current    | $uTxEN = 5.25\text{V}$ , $V_{IO} = 0\text{ V}$ | -1  | 0   | 1   | $\mu\text{A}$ |

Table 22. STBN PIN PARAMETERS

| Symbol         | Parameter               | Conditions           | Min | Typ | Max | Unit          |
|----------------|-------------------------|----------------------|-----|-----|-----|---------------|
| $R_{PD\_STBN}$ | Pull-down resistance    |                      | 50  | 110 | 200 | k $\Omega$    |
| $iSTBN_{IL}$   | Low level input current | $uSTBN = 0\text{ V}$ | -1  | 0   | 1   | $\mu\text{A}$ |

Table 23. BGE PIN PARAMETERS

| Symbol        | Parameter               | Conditions          | Min | Typ | Max | Unit          |
|---------------|-------------------------|---------------------|-----|-----|-----|---------------|
| $R_{PD\_BGE}$ | Pull-down resistance    |                     | 150 |     | 500 | k $\Omega$    |
| $iBGE_{IL}$   | Low level input current | $uBGE = 0\text{ V}$ | -1  | 0   | 1   | $\mu\text{A}$ |

Table 24. CSN PIN PARAMETERS

| Symbol        | Parameter                | Conditions                                   | Min | Typ | Max | Unit          |
|---------------|--------------------------|----------------------------------------------|-----|-----|-----|---------------|
| $R_{PU\_CSN}$ | Pull-up resistance       | Latched mode                                 | 50  | 110 | 200 | k $\Omega$    |
| $iCSN_{IH}$   | High level input current | Latched mode, $uCSN = V_{IO}$                | -1  | 0   | 1   | $\mu\text{A}$ |
| $R_{PD\_CSN}$ | Pull-down resistance     | Track mode                                   | 50  | 110 | 200 | k $\Omega$    |
| $iCSN_{IL}$   | Low level input current  | Track mode, $uCSN = 0\text{V}$               | -1  | 0   | 1   | $\mu\text{A}$ |
| $iCSN_{LEAK}$ | Input leakage current    | $uCSN = 5.25\text{V}$ , $V_{IO} = 0\text{V}$ | -1  | 0   | 1   | $\mu\text{A}$ |

Table 25. SCK PIN PARAMETERS

| Symbol        | Parameter                 | Conditions                                    | Min | Typ | Max | Unit          |
|---------------|---------------------------|-----------------------------------------------|-----|-----|-----|---------------|
| $R_{PU\_SCK}$ | Pull-up resistance        |                                               | 50  | 110 | 200 | k $\Omega$    |
| $iSCK_{IH}$   | High level input current, | $uSCK = V_{IO}$                               | -1  | 0   | 1   | $\mu\text{A}$ |
| $iSCK_{LEAK}$ | Input leakage current     | $uSCK = 5.25\text{V}$ , $V_{IO} = 0\text{ V}$ | -1  | 0   | 1   | $\mu\text{A}$ |

# DIGITAL OUTPUT SIGNALS

**Table 26. DIGITAL OUTPUT SIGNALS VOLTAGE LIMITS (Pins RxD, ERRN and SDO)**

| Symbol              | Parameter                                                                  | Conditions                                                                                                    | Min                | Typ | Max                | Unit |
|---------------------|----------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|--------------------|-----|--------------------|------|
| $uV_{DIG-OUT-LOW}$  | Low level output voltage                                                   | $iRxD_{OL} = 3 \text{ mA}$ ,<br>$iERRN_{OL} = 0.7 \text{ mA}$ ,<br>$iSDO_{OL} = 1 \text{ mA}$<br>(Note 19)    | 0                  |     | $0.2 \cdot V_{IO}$ | V    |
| $uV_{DIG-OUT-HIGH}$ | High level output voltage                                                  | $iRxD_{OH} = -3 \text{ mA}$ ,<br>$iERRN_{OH} = -0.7 \text{ mA}$ ,<br>$iSDO_{OH} = -1 \text{ mA}$<br>(Note 19) | $0.8 \cdot V_{IO}$ |     | $V_{IO}$           | V    |
| $uV_{DIG-OUT-UV}$   | Output voltage on a digital output when $V_{IO}$ in undervoltage (Note 20) | $R_{LOAD} = 100 \text{ k}\Omega$ to GND,<br>$V_{CC}$ supplied                                                 |                    |     | 500                | mV   |
| $uV_{DIG-OUT-OFF}$  | Output voltage on a digital output when unsupplied                         | $R_{LOAD} = 100 \text{ k}\Omega$ to GND                                                                       |                    |     | 500                | mV   |

19.  $uV_{DIG} = uV_{IO}$ . No undervoltage on  $V_{IO}$  and  $V_{CC}$  supplied.


20. RxD and ERRN outputs forced Low, SDO output switched to High Impedance state

**Table 27. RxD PIN PARAMETERS**

| Symbol                                  | Parameter                                                                 | Conditions                                                                            | Min | Typ | Max  | Unit |
|-----------------------------------------|---------------------------------------------------------------------------|---------------------------------------------------------------------------------------|-----|-----|------|------|
| $dBDRxD_{R15}$                          | RxD signal rise time (20%–80% $V_{IO}$ )                                  | RxD pin loaded with 15 pF capacitor (Note 21)                                         |     |     | 6.5  | ns   |
| $dBDRxD_{F15}$                          | RxD signal fall time (20%–80% $V_{IO}$ )                                  |                                                                                       |     |     | 6.5  | ns   |
| $dBDRxD_{R15} + dBDRxD_{F15}$           | Sum of rise and fall time (20%–80% $V_{IO}$ )                             |                                                                                       |     |     | 13   | ns   |
| $ dBDRxD_{R15} - dBDRxD_{F15} $         | Difference of rise and fall time                                          |                                                                                       |     |     | 5    | ns   |
| $dBDRxD_{R25}$                          | RxD signal rise time (20%–80% $V_{IO}$ )                                  | RxD pin loaded with 25 pF capacitor                                                   |     |     | 8.5  | ns   |
| $dBDRxD_{F25}$                          | RxD signal fall time (20%–80% $V_{IO}$ )                                  |                                                                                       |     |     | 8.5  | ns   |
| $dBDRxD_{R25} + dBDRxD_{F25}$           | Sum of rise and fall time (20%–80% $V_{IO}$ )                             |                                                                                       |     |     | 16.5 | ns   |
| $ dBDRxD_{R25} - dBDRxD_{F25} $         | Difference of rise and fall time                                          |                                                                                       |     |     | 5    | ns   |
| $dBDRxD_{R10\_MS} + dBDRxD_{F10\_MS}$   | RxD signal sum of rise and fall time at TP4_CC (20%–80% $V_{IO}$ )        | RxD pin loaded with 10 pF at the end of a 50 $\Omega$ , 1 ns microstripline (Note 22) |     |     | 16.5 | ns   |
| $ dBDRxD_{R10\_MS} - dBDRxD_{F10\_MS} $ | RxD signal difference of rise and fall time at TP4_CC (20%–80% $V_{IO}$ ) |                                                                                       |     |     | 5    | ns   |

21. Values based on design and characterization, not tested in production

22. Simulation result. Simulation performed within  $T_{J\_OP}$  range, according to *FlexRay Electrical Physical Layer Specification, Version 3.0.1*



**Figure 14. Test Setup for Dynamic Characteristics**

## NCV7383




Figure 15. Test Setup for Transients Test Pulses

### ORDERING INFORMATION

| Device        | Description                  | Temperature Range | Package            | Shipping <sup>†</sup> |
|---------------|------------------------------|-------------------|--------------------|-----------------------|
| NCV7383DB0R2G | Clamp 15 FlexRay Transceiver | -40°C to +125°C   | TSSOP-14 (Pb-Free) | 2500 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MECHANICAL CASE OUTLINE


## PACKAGE DIMENSIONS

ON Semiconductor®

ON

**TSSOP 14**  
CASE 948AE-01  
ISSUE O

DATE 25 JUL 2008



MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15mm ON D PER SIDE

|                         |                    |                                                                                                                                                                                     |
|-------------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98AON31392E</b> | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>TSSOP 14</b>    | <b>PAGE 1 OF 1</b>                                                                                                                                                                  |

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)