

FDS6900S

Dual N-Ch PowerTrench® SyncFet[™]

General Description

The FDS6900S is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6900S contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency.

The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.

Features


 Q2: Optimized to minimize conduction losses Includes SyncFET Schottky body diode


8.2A, 30V
$$R_{DS(on)} = 22m\Omega$$
 @ $V_{GS} = 10V$ $R_{DS(on)} = 29m\Omega$ @ $V_{GS} = 4.5V$

 Q1: Optimized for low switching losses Low Gate Charge (8 nC typical)

6.9A, 30V
$$R_{DS(on)} = 30 m\Omega @ V_{GS} = 10V$$

$$R_{DS(on)} = 37 m\Omega @ V_{GS} = 4.5V$$





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Q2	Q1	Units
V _{DSS}	Drain-Source Voltage		30	30	V
V _{GSS}	Gate-Source Voltage		±20	±20	V
I _D	Drain Current - Continuous	(Note 1a)	8.2	6.9	Α
	- Pulsed		30	20	
P _D	P _D Power Dissipation for Dual Operation Power Dissipation for Single Operation (Note 1a) (Note 1b)		2	W	
			1		
			1		
		(Note 1c)	0	.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		−55 to	+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity	
FDS6900S	FDS6900S	13"	12mm	2500 units	


Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Cha	racteristics		1				
BV _{DSS}	Drain-Source Breakdown	$V_{GS} = 0 \text{ V}, \qquad I_D = 1 \text{ mA}$	Q2	30			V
	Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \text{ uA}$	Q1	30			
∆BV _{DSS}	Breakdown Voltage	I _D = 10 mA, Referenced to 25°C	Q2		20 24		mV/°C
<u>Δ</u> Τ _J	Temperature Coefficient Zero Gate Voltage Drain	$I_D = 250 \mu A$, Referenced to $25^{\circ}C$ $V_{DS} = 24 \text{ V}$, $V_{GS} = 0 \text{ V}$	Q1 Q2		24	500	
I _{DSS}	Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Q2 Q1			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2			100	nA
			Q1				
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2 Q1			-100	nA
On Cha	racteristics (Note 2)		•		•	•	•
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	Q2	1	2.3	3	V
		$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	Q1	1	1.4	3	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	I _D = 10 mA, Referenced to 25°C	Q2		-5.5		mV/°C
ΔT_J	Temperature Coefficient	I _D = 250 uA, Referenced to 25°C	Q1		- 5		
R _{DS(on)}	Static Drain-Source	V _{GS} = 10 V, I _D = 8.2 A	Q2		13	22	mΩ
· •D3(0H)	On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 8.2 \text{ A}, T_J = 125^{\circ}\text{C}$	42		20	36	11132
		$V_{GS} = 4.5 \text{ V}, I_D = 7.6 \text{ A}$			20	29	
		$V_{GS} = 10 \text{ V}, \qquad I_D = 6.9 \text{ A}$	Q1		25	30	
		$V_{GS} = 10 \text{ V}, I_D = 6.9 \text{ A}, T_J = 125^{\circ}\text{C}$			38	49	
	On Otata Basis Ourses	$V_{GS} = 4.5 \text{ V}, I_D = 6.2 \text{ A}$	00	00	30	37	Α
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	Q2 Q1	30 20			^
g FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 8.2 \text{ A}$	Q2		69		S
		$V_{DS} = 5 \text{ V}, \qquad I_{D} = 6.9 \text{ A}$	Q1		18		
	c Characteristics				1	1	1
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$ f = 1.0 MHz	Q2		1238		pF
C _{oss}	Output Capacitance	T = 1.0 MH2	Q1 Q2		771 351		pF
Ooss	Surpur Supusitarios		Q1		180		Pi
C _{rss}	Reverse Transfer Capacitance		Q2		116		pF
			Q1		72		_
R_G	Gate Resistance	$V_{GS} = 15$ mV, $f = 1.0$ MHz	Q2 Q1		1.2 1.7		Ω
		<u> </u>	QI		1.7		
Switchi	ng Characteristics (Note 2	2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_{D} = 1 \text{ A},$	Q2		13	23	ns
	Turn On Binn Time	$V_{GS} = 10V, R_{GEN} = 6 \Omega$	Q1		9	18	
t _r	Turn-On Rise Time		Q2 Q1		14 5	25 10	ns
t _{d(off)}	Turn-Off Delay Time	1	Q2		29	46	ns
- (=/			Q1		26	42	
t _f	Turn-Off Fall Time		Q2		11	20	ns
Q_g	Total Gate Charge	Q2:	Q1 Q2		12	8 17	nC
⊲ g	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_D = 8.2 \text{ A}, V_{GS} = 5 \text{ V}$	Q2 Q1		8	11	110
Q _{gs}	Gate-Source Charge	1	Q2		4		nC
-	_	Q1:	Q1		2		
Q_{gd}	Gate-Drain Charge	$V_{DS} = 15 \text{ V}, I_{D} = 6.9 \text{ A}, V_{GS} = 5 \text{ V}$	Q2		4.3		nC
			Q1		2.5		

Electrical Characteristics (continued) TA = 25°C unless otherwise noted Symbol Parameter Test Conditions Type Min Typ Max Units Drain—Source Diode Characteristics and Maximum Ratings IS Maximum Continuous Drain-Source Diode Forward Current Q2 2.3 A Q1 1.3 1.3

Is	Maximum Continuous Drain-S	Source Diode Forward C	Q2 Q1			2.3	Α	
							1.3	
T_{rr}	Reverse Recovery Time	$I_F = 8.2 A,$		Q2		17		ns
Q _{rr}	Reverse Recovery Charge	$d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$	(Note 3)			24		nC
Trr	Reverse Recovery Time	$I_F = 6.9 A,$		Q1		18		ns
Q _{rr}	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$	(Note 3)			15		nC
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.3 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 5 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A}$	(Note 2) (Note 2) (Note 2)	Q2 Q2 Q1		0.4 0.6 0.7	0.7 1.0 1.2	V

Notes

R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in² pad of 2 oz copper



125°C/W when mounted on a 0.02 in² pad of 2 oz copper



135°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%
- 3. See "SyncFET Schottky body diode characteristics" below.

Typical Characteristics: Q2




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: Q2




f = 1MHz V_{GS} = 0 V 1200 CAPACITANCE (pF) 1000 800 Coss 600 400 200 0 V_{DS}, DRAIN TO SOURCE VOLTAGE (V)

1600

1400

Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics Q1




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics Q1






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Typical Characteristics (continued) This section copied from FDS6984S datasheet

SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. **Figure 22** shows the reverse recovery characteristic of the FDS6900S.




Figure 22. FDS6900S SyncFET body diode reverse recovery characteristic.

For comparison purposes, **Figure 23** shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6690).




Figure 23. Non-SyncFET (FDS6690) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 24. SyncFET body diode reverse leakage versus drain-source voltage and temperature

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™ .	MSX™	QT Optoelectronics™	TinyLogic [®]
E ² CMOS TM	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C TM	OCX™	RapidConfigure™	UHC™
Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franch	nise™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Ac	tive Droop™	OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			