

32V,Synchronous,High-Efficiency,Boost Switching Converter with Programmable Output Current Limit

1 Features

- 2.8V to 32V Supply Voltage Range
- Integrated two 13mΩ power MOSFETs
- External Soft Start (SS)
- Pulse-Skip Mode under Light Loads
- Dynamical programming of Output current and voltage using PWM signal or analog signal
- Adjustable Switching Frequency using resistor
- Frequency dithering for good EMI performance
- Cycle-by-Cycle Peak Current Limit
- Output Average Current Limiting with stable CC loop
- Over-Voltage Protection (OVP)
- Programmable DCM and CCM
- QFN5x5-32 Package

2 Applications

- Backup Boosts
- Start-stop Boosts
- Bluetooth Speakers
- USB Power Delivery

3 Description


The PL34051 adopts constant-on-time (COT) control topology, which provides fast transient response. The PL34051 integrates two low on resistance power FETs: A 13-m Ω switching FET and a 13-m Ω rectifier FET. Additionally, the PL34051 uses pulse-skip mode to improve the efficiency under light loads or no load.

The switching frequency could be set to 150kHz, 300kHz, 600kHz or 1200kHz based on different resistor value between FREQ pin and GND pin.

The device also features a programmable soft-start function and VADJ, IADJ pins are used to program output VBUS voltage and output current limit. Undervoltage lockout (UVLO), soft start (SS), an internal regulated supply, and slope compensation are all provided to minimize the external component count.

PL34051 provides voltage control loop, constant current loop. Protection features include hiccup mode for overload protection (OLP), over voltage protection (OVP).

4 Typical Application Schematic





5 Pin Configuration and Functions




Fig. 2 Pin-Function (QFN5X5-32)

Pin		
Number	Name	Description
1/5/20/ 30/31/32	PGND	Power Ground.
2	VCC	5.0V power supply for high side and low side driver.
3	VIN	Input voltage.
4/29	SW	Connect this pin to the Switching point of the power stage.
6	CSP1	The positive input current sense.
7	CSN1	The minus input current sense.
8	EN	Logic High will enable the converter. Logic Low will disable the whole PL34051 . EN is pulled high internally by a high value resistor.
9	VDD	5.4V power supply for PL34051 control core.
10	VADJ	Connect a 0-2V analog voltage or a PWM signal to program voltage reference on VREF pin. Connect this pin to VDD will force VREF to constant 2V.
11	IADJ	Connect a 0-2V analog voltage or a PWM signal to program voltage reference on IREF pin. Connect this pin to VDD will force IREF to 2V.
12	IREF	Reference voltage for input and output current limiting loop.
13	VREF	Voltage reference for voltage control loop.
14	MODE	Floating.
15	AGND	Analog ground. Connect PGND and AGND together at the thermal pad under IC.
16	FREQ	Connect to GND to set the switching frequency at 150kHz. Connect this pin to VDD to set switching frequency at 300kHz. Connect to a resistor divider between VDD and GND to set frequency to 600k and 1200k Hz.
17	COMP	Error Amplifier output



18	FB	VBUS voltage feedback. Connect a resistor divider between VBUS and GND.
19	CSN2	The minus input of output current sense.
22	CSP2	The positive input of output current sense.
23	VBUS	VBUS voltage.
24	BST	Boost pin for high side MOSFET driver.
21/25/26 27/28	DVO	Synchronous output node.

6 Device Marking Information

Part Number	Order Information	Package	Package Qty	Top Marking
PL34051	PL34051IQN32	QFN5x5-32	5000	34051 RAAYMD

PL34051: Part Number RAAYMD: RAA: LOT NO.; YMD: Package Date Code



7 Specifications

7.1 Absolute Maximum Ratings^(Note1)

PARAMETER	MIN	MAX	Unit
VIN, VBUS, CSP1, CSN1, CSP2, CSN2, SW	-0.3	40	
BST to SW	-0.3	7	
VCC to GND	-0.3	7	V
CSP1 to CSN1,CSP2 to CSN2	-0.3	0.6	
VIN to CSP1, CSN1	-0.3	0.6	
VBUS to CSP2, CSN2	-0.3	0.6	
Other Pins to GND	-0.3	6	

7.2 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
T _{ST}	Storage Temperature Range	-65	150	°C
TJ	Junction Temperature		+150	°C
T∟	Lead Temperature		+260	°C
V _{ESD}	HBM Human body model		2	kV

7.3 Recommended Operating Conditions (Note 2)

	PARAMETER	MIN	MAX	Unit
Input Voltages	VIN , VBUS	2.8	32	V
Temperature	Operating junction temperature range, T _J	-40	+125	°C

7.4 Thermal Information^(Note 3)

Symbol	Description	QFN5x5-32	Unit
ΑLθ	Junction to ambient thermal resistance	44	°C/W
θυς	Junction to case thermal resistance	9	C/VV

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The device function is not guaranteed outside of the recommended operating conditions.
- 3) Measured on approximately 1" square of 1 oz copper.



7.5 Electrical Characteristics (Typical at VIN = 7.4V, T_J =25°C, unless otherwise noted.)


Supply voltages	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VIN	VIN voltage		2.8		32	V
lα	VIN Shutdown Current	EN=0V, VIN=7.4V		280		uA
VBUS	Bus line voltage		2.8		32	V
V _{VCC}	Driver power supply voltage	VIN =7.4V	<u> </u>	5.0		V
V _{VDD}	Control core power supply voltage	VIN =7.4V		5.4		V
UVLO/EN	VINLUVI O Diging	Т	1	2.7		V
$VIN_{_UV}$	VIN UVLO Rising UVLO Hysteresis		+	2.7		mV
	Operation Threshold		1.1	1.2	1.3	V
V_{EN_UV}	Hysteresis		1	200	1.0	mV
VREF	1		<u> </u>	200		
V _{VREF}	VREF voltage	VADJ connected to VDD		2		V
Control loop						,
V_{FB}	V _{FB} regulation voltage	FB voltage		2		V
G _{mEA}	Error amplifier gm			450		uS
I _{SINK}	COMP sink/source current	VFB=VREF+100mV		15		uA
SOURCE	COMP source current	VFB=VREF-100mV		20	100	uA
I _{FB}	FB bias current	FB in regulation			100	nA
Frequency						
	Switching Frequency	FREQ 0-0.4V, short FREQ pin to GND.		150		KHz
Fsw		FREQ 1.8-5.4V, short FREQ pin to VDD.	300			KHz
		FREQ 0.4-0.85V	600			KHz
		FREQ 0.85-1.8V		1200		KHz
Current Limit						
I _{CCLIM_BUS}	Bus average current Limit, V _{CSP2} - V _{CSN2}			40		mV
I _{CCLIM_VIN}	Inductor peak current Limit, V _{CSP1} - V _{CSN1}			40		mV
NMOS Driver		•				
	HS			13		mΩ
RDSON	LS			13		mΩ
Output Protection						
V _{OVP}	Output over voltage threshold			110		%
V _{UVP}	Output under voltage threshold			50		%
VADJ, IADJ						
) (Note 4)	VPWM low voltage				0.4	V
V _{TH_VADJ} (Note 4)	VPWM high voltage		2.5			V
V _{TH_IADJ} (Note 4)	IPWM low voltage				0.4	V
	IPWM high voltage		2.5			V
T _{SD} ^(Note 4)	Thermal Shutdown Threshold			150		°C
T _{HYS} (Note 4)	Thermal Shutdown Hysteresis			20		°C
			1			

Notes:


4) Guaranteed by design.




8 Typical Characteristics























9 Detailed Descriptions

9.1 Overview

The PL34051 is a synchronous boost converter designed for delivering the switch peak current up to 10A and output voltage up to 32 V, the integrated gate drivers peak current up to 2A. The switching frequency could be set to 150kHz, 300kHz, 600kHz or 1200kHz based on different resistor value between FREQ pin and GND pin.

9.2 Enable/UVLO

When EN is greater than 1.2V operating threshold, the control loop starts to work and regulate output to target voltage. When EN pin is below the standby threshold (1.1V typical), PL34051 stops working . EN is pulled high to 4V internally using a 2Meg resistor.

9.3 Over current Protection and short circuit protection

PL34051 provides cycle-by-cycle peak current limit to protect against over current and short circuit conditions. When VOUT is drop to UV threshold, PL34051 will go into hiccup mode to lower down power consumption. If the short circuit condition is removed, the output voltage recovers after the new restart cycle begins.

For boost converters, there is no way to limit the current from the input to the output if the output experiences a short-circuit condition. Use a secondary protection circuit to protect the devices from these conditions.

9.4 Average Output Current Limiting

PL34051 provides optional average current limiting capability to limit the output current. The average current limiting circuit uses an additional current sense resistor connected in series with output voltage of the converter. A current sense gm amplifier with inputs at the CSP1 and CSN1 pins monitors the voltage across the sensing resistor and compares it with an internal 40 mV reference. If the drop across the sense resistor is greater than 40 mV, the gm amplifier regulates COMP voltage to lower down input or output current. The target constant current is given by Equation 1:

$$I_{CL(AVG)} = \frac{40 \, mV}{R_{SNS}} \tag{1}$$

9.5 Frequency Setting (FREQ) and frequency dithering

PL34051 switching frequency can be programmed at 150 kHz, 300 kHz or 600 kHz and 1200 kHz by voltage at FREQ pin to GND. When FREQ is connected to AGND, the switching frequency is set at 150 kHz. When FREQ is connected to VDD, the switching frequency is set at 300 kHz. A voltage divider between VDD and GND pin can be used to program switching frequency if 600 kHz or 1200 kHz is required.

9.6 Thermal Shutdown

PL34051 is protected by a thermal shutdown circuit that shuts down the device when the internal junction temperature exceeds 160°C (typical). The soft-start capacitor is discharged when thermal shutdown is triggered and the gate drivers are disabled. The converter automatically restarts when the junction temperature drops by the thermal shutdown hysteresis of 15°C below the thermal shutdown threshold.

9.7 VREF and IREF

VREF pin is the final reference voltage used in the voltage regulation loop. When VADJ is connected to VDD, VREF will be 2V. When VADJ is connected to a PWM signal, PWM signal will first be chopped to 2V and filter out using an internal resistor and external capacitor on VREF pin. The capacitor on VREF pin is also acting as soft-start capacitor at power up or in output voltage transition period. It is recommend using a relatively large capacitor such as 470nF for VREF pin and IREF pin.

The same mechanism works for IADJ and IREF pin.



10 Applications and Implementation

The typical application on the first page is a basic PL34051 application circuit. External component selection is driven by the load requirement, and begins with the selection of RS and the inductor value. Next, C_{IN} and C_{OUT} are selected. This circuit can be configured for operation up to an input voltage of 32V.

10.1 Rcs Selection

As shown in schematic diagram input current sense resistor RCS should be placed between the bulk capacitor for VIN and the inductor. A low pass filter formed by RF and CF is recommended to reduce the switching noise and stabilize the current loop. Place CSP/CSN, symmetrically and keep them away switching signals such as BST, SW, VIN, VBUS etc.

10.2 Inductor Selection

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. The inductor value has a direct effect on ripple current. The inductor current ripple ΔI_L is typically set to 20% to 40% of the maximum inductor current in the boost region at $V_{\text{IN}(MIN)}$.

For a given ripple, the inductance terms in continuous mode are as follows:

$$L > \frac{V_{\text{IN(MIN)}}^2 (V_{\text{OUT}} - V_{\text{IN(MIN)}})^* 1000}{f^* \Delta I_1 * V_{\text{OUT}}^2} u H$$
(3)

where: f is operating frequency, kHz

V_{IN(MIN)} is minimum input voltage, V

V_{IN(MAX)} is maximum input voltage, V

V_{OUT} is output voltage, V

∆l_L is maximum inductor ripple current, A, usually select 20~40% maximum output current.

For high efficiency, choose an inductor with low core loss, such as ferrite. Also, the inductor should have low DC resistance to reduce the I2R losses, and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor.

10.3 C_{IN} and C_{OUT} Selection

The C_{OUT} must be capable of reducing the output voltage ripple because of the discontinuous output current. The effects of ESR (equivalent series resistance) and the bulk capacitance must be considered when choosing the right capacitor for a given output ripple voltage. The steady ripple due to charging and discharging the bulk capacitance is given by:

$$\Delta V_{\text{(Cap)}} = \frac{I_{\text{OUT},\text{(MAX)}^*}(V_{\text{OUT}^*}V_{\text{IN},\text{(MIN)}})}{C_{\text{OUT}^*}V_{\text{OUT}^*}f} V$$
(4)

where C_{OUT} is the output filter capacitor.

The steady ripple due to the voltage drop across the ESR is given by:

$$\Delta V_{(ESR)} = I_{OUT(MAX,BOOST)} *ESR$$
 (5)

10.4 Output voltage setting

The PL34051 output voltage is set by an external feedback resistive divider carefully placed across the output capacitor. The 1% resistance accuracy of this resistor divider is preferred. The resultant feedback signal is compared with the internal precision 2V voltage reference by the error amplifier. The output voltage is given by the equation:

$$V_{OUT} = 2V * \left(1 + \frac{R_1}{R_2}\right) \tag{6}$$

Where R₁ is the upper resistor and R₂ is the lower resistor in the feedback network.




11 PCB Layout


11.1 Guideline

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- 1. The feedback network, resistor R1 and R2, should be kept close to the FB pin. Keep VBUS sensing path away from noisy nodes and preferably through a layer on the other side of shielding layer.
- 2. The input /output bypass capacitor must be placed as close as possible to the VIN/VBUS pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD. It is a good practice to place a ceramic cap near the VIN and VBUS pin to reduce the high frequency injection current.
- 3. The inductor L should be placed close to the SW pin to reduce magnetic and electrostatic noise.
- 4. Current sensing pairs (CSP,CSN) need to be placed carefully, Layout the lines symmetrically and keep them away from noisy nodes such as BST, SW etc. Connect these nodes directly to the two terminals of current sensing resistors Rcs to form an accurate Kelvin connection.

11.2 Application Examples










Fig. 3 Application Schematic



12 Packaging Information



BOTTOM VIEW



TOP VIEW

		SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS		Α	0.7	0.75	0.8	
STAND OFF	A1	0	0.02	0.05		
MOLD THICKNESS		A2	u 	0.55		
L/F THICKNESS		A3	0.203 REF			
LEAD WIDTH		Ь	0.2	0.2 0.25 0.3		
BODY SIZE	×	D		5 BSC	•	
BODT SIZE	Y	E		5 BSC		
LEAD PITCH		е		0.5 BSC		
	×	D2	1.625	1.725	1.825	
EP SIZE	Y	E2	1.56	1.66	1.76	
LI 312L	X	D3	3.7	3.8	3.9	
	Y	E3	1.69	1.79	1.89	
LEAD LENGTH		L	0.25	0.35	0.45	
LEAD TIP TO EXPOSED	DAD EDGE	К	0.25 REF			
LEAD IIP TO EXPOSED	PAD EDGE	K1	0.35 REF			
PACKAGE EDGE TOLERA	NCE	aaa	0.1			
MOLD FLATNESS		ccc	0.1			
COPLANARITY		eee		0.08		
LEAD OFFSET		bbb		0.1		
LEAD OFFSET		ddd	0.05			
EXPOSED PAD OFFSET	fff		0.1			

IMPORTANT NOTICE

Powlicon Inc. assumes no responsibility for any error which may appear in this document. Powlicon Inc. reserves the right to change devices or specifications detailed herein at any time without notice. Powlicon Inc. does not assume any liability arising out of the application or use of any product described herein; neither it does it convey any license under its patent rights, nor the rights of others. Powlicon Inc. products are not authorized for use as critical components in life support devices or systems without written approval letter from the Chief Executive Officer of Powlicon Inc. The use of products in such applications shall assume all risks of such use and will agree to not hold against Powlicon Inc. for any damage.