



March 1998  
Revised October 2004

## 74VCX16821

### Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

#### General Description

The VCX16821 contains twenty non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications.

The 74VCX16821 is designed for low voltage (1.4V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74VCX16821 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- 1.4V to 3.6V  $V_{CC}$  supply operation
- 3.6V tolerant inputs and outputs
- $t_{PD}$   
3.5 ns max for 3.0V to 3.6V  $V_{CC}$
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive ( $I_{OH}/I_{OL}$ )  
 $\pm 24$  mA @ 3.0V  $V_{CC}$
- Uses proprietary noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:  
Human body model > 2000V  
Machine model > 200V


**Note 1:** To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### Ordering Code:

Order Number	Package Number	Package Descriptions
74VCX16821MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


#### Logic Symbol



#### Pin Descriptions

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
$CLK_n$	Clock Input
$D_0-D_{19}$	Inputs
$O_0-O_{19}$	Outputs

## Connection Diagram



## Truth Tables

Inputs			Outputs
CLK <sub>1</sub>	OE <sub>1</sub>	D <sub>0</sub> -D <sub>9</sub>	O <sub>0</sub> -O <sub>9</sub>
X	H	X	Z
/	L	L	L
/	L	H	H
L or H	L	X	O <sub>0</sub>

Inputs			Outputs
CLK <sub>2</sub>	OE <sub>2</sub>	D <sub>10</sub> -D <sub>19</sub>	O <sub>10</sub> -O <sub>19</sub>
X	H	X	Z
/	L	L	L
/	L	H	H
L or H	L	X	O <sub>0</sub>

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance


O<sub>0</sub> = Previous O<sub>0</sub> before LOW-to-HIGH transition of Clock

/ = LOW-to-HIGH transition

## Functional Description

The VCX16821 contains twenty D-type flip-flops with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of each other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. The twenty flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CLK) transition. The 3-STATE standard outputs are controlled by the Output Enable (OE<sub>n</sub>) input. When OE<sub>n</sub> is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the flip-flops.

## Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

<b>Absolute Maximum Ratings</b> <sup>(Note 2)</sup>		<b>Recommended Operating Conditions</b> <sup>(Note 4)</sup>				
Supply Voltage ( $V_{CC}$ )	-0.5V to +4.6V	Power Supply				
DC Input Voltage ( $V_I$ )	-0.5V to +4.6V	Operating	1.4V to 3.6V			
Output Voltage ( $V_O$ )		Input Voltage	-0.3V to +3.6V			
Outputs 3-STATE	-0.5V to +4.6V	Output Voltage ( $V_O$ )				
Outputs Active (Note 3)	-0.5V to $V_{CC} + 0.5V$	Output in Active States	0V to $V_{CC}$			
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0V$	-50 mA	Output in 3-STATE	0.0V to 3.6V			
DC Output Diode Current ( $I_{OK}$ )		Output Current in $I_{OH}/I_{OL}$				
$V_O < 0V$	-50 mA	$V_{CC} = 3.0V$ to 3.6V	$\pm 24$ mA			
$V_O > V_{CC}$	+50 mA	$V_{CC} = 2.3V$ to 2.7V	$\pm 18$ mA			
DC Output Source/Sink Current ( $ I_{OH} / I_{OL} $ )	$\pm 50$ mA	$V_{CC} = 1.65V$ to 2.3V	$\pm 6$ mA			
DC $V_{CC}$ or GND Current per Supply Pin ( $I_{CC}$ or GND)	$\pm 100$ mA	$V_{CC} = 1.4V$ to 1.6V	$\pm 2$ mA			
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C	Free Air Operating Temperature ( $T_A$ )	-40°C to +85°C			
		Minimum Input Edge Rate ( $\Delta t/\Delta V$ )				
		$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V			
<b>Note 2:</b> The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.						
<b>Note 3:</b> $I_O$ Absolute Maximum Rating must be observed.						
<b>Note 4:</b> Floating or unused inputs must be held HIGH or LOW.						
<b>DC Electrical Characteristics</b>						
Symbol	Parameter	Conditions	$V_{CC}$ (V)	Min	Max	Units
$V_{IH}$	HIGH Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6	2.0 1.6 0.65 x $V_{CC}$ 0.65 x $V_{CC}$		V
$V_{IL}$	LOW Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6		0.8 0.7 0.35 x $V_{CC}$ 0.35 x $V_{CC}$	V
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	$V_{CC} - 0.2$		V
		$I_{OH} = -12 mA$	2.7	2.2		
		$I_{OH} = -18 mA$	3.0	2.4		
		$I_{OH} = -24 mA$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	$V_{CC} - 0.2$		
		$I_{OH} = -6 mA$	2.3	2.0		
		$I_{OH} = -12 mA$	2.3	1.8		
		$I_{OH} = -18 mA$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	$V_{CC} - 0.2$		
		$I_{OH} = -6 mA$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	$V_{CC} - 0.2$		
		$I_{OH} = -12 mA$	1.4	1.05		

**DC Electrical Characteristics** (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 µA	2.7 - 3.6		0.2	V
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		I <sub>OL</sub> = 100 µA	2.3 - 2.7		0.2	
	HIGH Level Output Voltage	I <sub>OL</sub> = 6 mA	2.3		0.4	
		I <sub>OL</sub> = 12 mA	2.3		0.6	
		I <sub>OL</sub> = 100 µA	1.65 - 2.3		0.2	
	3-STATE Output Voltage	I <sub>OL</sub> = 6 mA	1.65		0.3	
		I <sub>OL</sub> = 100 µA	1.4 - 1.6		0.2	
		I <sub>OL</sub> = 2 mA	1.4		0.35	
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	1.4 - 3.6		±5.0	µA
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.4 - 3.6		±10	µA
I <sub>OFF</sub>	Power-OFF Leakage Current	0 ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V	0		10	µA
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	1.4 - 3.6		20	µA
		V <sub>CC</sub> ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V (Note 5)	1.4 - 3.6		±20	
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> - 0.6V	2.7 - 3.6		750	µA

**Note 5:** Outputs disabled or 3-STATE only.

**AC Electrical Characteristics** (Note 6)

Symbol	Parameter	Conditions	$V_{CC}$ (V)	$T_A = -40^\circ C$ to $+85^\circ C$		Units	Figure Number
				Min	Max		
$f_{MAX}$	Maximum Clock Frequency	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	250		MHz	
			$2.5 \pm 0.2$	200			
			$1.8 \pm 0.15$	100			
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	80.0			
$t_{PHL}$ $t_{PLH}$	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	4.4		
			$1.8 \pm 0.15$	1.5	8.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	17.6		Figures 7, 8
$t_{PZL}$ $t_{PZH}$	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.7	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	4.7		
			$1.8 \pm 0.15$	1.5	9.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	19.6		Figures 7, 9, 10
$t_{PLZ}$ $t_{PHZ}$	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.7	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	4.2		
			$1.8 \pm 0.15$	1.5	7.6		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	15.2		Figures 7, 9, 10
$t_S$	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5		ns	Figure 6
			$2.5 \pm 0.2$	1.5			
			$1.8 \pm 0.15$	2.5			
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	3.0			
$t_H$	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.0		ns	Figure 6
			$2.5 \pm 0.2$	1.0			
			$1.8 \pm 0.15$	1.0			
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	2.0			
$t_W$	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5		ns	Figure 5
			$2.5 \pm 0.2$	1.5			
			$1.8 \pm 0.15$	4.0			
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	4.0			
$t_{OSHL}$ $t_{OSLH}$	Output to Output Skew (Note 7)	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.5		ns	
			$2.5 \pm 0.2$	0.5			
			$1.8 \pm 0.15$	0.75			
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.5			

Note 6: For  $C_L = 50 \text{ pF}$ , add approximately 300 ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ).


## Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C	Units
				Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	0.25	V
			2.5	0.6	
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	-0.25	V
			2.5	-0.6	
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	1.5	V
			2.5	1.9	
			3.3	2.2	

## Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C	Units
			Typical	
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 1.8V, 2.5V or 3.3V, V <sub>I</sub> = 0V or V <sub>CC</sub>	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>I</sub> = 0V or V <sub>CC</sub> , V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>I</sub> = 0V or V <sub>CC</sub> , f = 10 MHz, V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20	pF

### AC Loading and Waveforms ( $V_{CC}$ 3.3V ± 0.3V to 1.8V ± 0.15V)



TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZH}, t_{PLZ}$	6V at $V_{CC} = 3.3V \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5V \pm 0.2V; 1.8V \pm 0.15V$
$t_{PHZ}, t_{PLZ}$	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and trec Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	$V_{CC}$		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
$V_{mi}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_{mo}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$
$V_Y$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$	$V_{OH} - 0.15V$

### AC Loading and Waveforms ( $V_{CC} 1.5V \pm 0.1V$ )



TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZH}, t_{PLZ}$	$V_{CC} * 2$ at $V_{CC} = 1.5V \pm 0.1V$
$t_{PZL}, t_{PHZ}$	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	$V_{CC}$
	$1.5V \pm 0.1V$
$V_{mi}$	$V_{CC}/2$
$V_{mo}$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.1V$
$V_Y$	$V_{OH} - 0.1V$

# 74VCX16821 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

## Physical Dimensions inches (millimeters) unless otherwise noted



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)