TMC2340A Digital Synthesizer Dual 16 Bit, 50 Msps

Features

- User-configurable phase accumulator for waveform synthesis, frequency modulation or phase modulation
- Amplitude input for amplitude modulation and gain adjustment
- Guaranteed 50 Msps pipelined data throughput rate
- 15-bit magnitude, 32-bit phase data input precision
- 16-bit offset binary or 15-bit unsigned magnitude output data format
- Input register clock enables simplify interfacing
- Low power consumption CMOS process

Description

The TMC2340A performs waveform synthesis, modulation, and demodulation. When presented with a TTL clock signal and user-selected 15-bit amplitude and 32-bit phase increment values, the TMC2340A automatically generates quadrature matched pairs of 16-bit sine and cosine waves in DAC-compatible 16-bit offset binary format. If desired, these waveforms are easily phase or frequency-modulated on-chip, and the amplitude input facilitates gain adjustment or amplitude modulation. Digital output frequencies are restricted only by the Nyquist limit of clock rate/2, with frequency resolution of 0.012 Hz at the guaranteed maximum 50 MHz clock rate. • Single +5V power supply

• Available in a 120-pin plastic pin grid array package (PPGA) and 120-pin metric quad flat pack (MQFP)

Applications

- Digital waveform synthesis, including quadrature functions
- · Digital modulation and demodulation

A new data word pair is available at the output every clock cycle. All input and output data ports are registered, with a user-configurable phase accumulator structure and input register clock enables to simplify interfacing. The phase data range over a full 2π radians. All signals are TTL compatible.

Fabricated in a submicron CMOS process, the TMC2340A operates at the 50 MHz maximum clock rate over the full commercial temperature (0 to 70°C) and supply (4.75 to 5.25V) voltage ranges, and is available in low-cost 120 pin plastic pin grid array (PPGA) and a 120-lead metric quad flat pack (MQFP) package.

Logic Symbol



Block Diagram



Functional Description

General Information

The TMC2340A converts Polar (Phase and Magnitude) data into Rectangular (Cartesian) format. The first transformed result is available at the outputs 22 clock cycles after startup, with new output data available every clock cycle. All input and output data ports are registered, with input clock enables to simplify system bus connections.

The input ports accept 15-bit amplitude and 32-bit phase data, and the output ports produce 16-bit Rectangular data words in either 16-bit offset binary or 15-bit unsigned

magnitude format. The 32-bit phase accumulator handles high-accuracy (0.012Hz at the maximum clock rate) phase increment values with minimal accumulation error. The flexible input phase accumulator structure supports frequency or phase modulation, as determined by the input register clock enable ENYP_{1,0} and accumulator controls FM and PM. The 16 MSBs (Most Significant Bits) of phase data are used in the transformation itself.

Table 1. Data Input/Output	Formats – Integer Format
----------------------------	--------------------------

								BIT#							
Port	OBIQ	31	30	29	•	•	•	16	15	14	•	•	0	Forn	nat
AM	Х									2 ¹⁴			2 ⁰ .		U
РН	X	±2 ⁰	2-1	2 ⁻²				2 ⁻¹⁵	2 ⁻¹⁶	2 ⁻¹⁷			2 ⁻³¹	(×π)	T/U
1	0									2 ¹⁴			2 ⁰ .		U
I	1								2 ¹⁵	2 ¹⁴			2 ⁰ .		в
Q	0									2 ¹⁴			2 ⁰ .		U
Q	1								2 ¹⁵	2 ¹⁴			2 ⁰ .		В

Notes:

- 1. $\pm 2^0$ denotes two's complement sign or highest magnitude bit — since phase angles are modulo 2π and phase accumulator is modulo 2^{32} this bit may be regarded as $\pm \pi$.
- 2. All phase angles are in terms of π radians, hence notation "x π ."
- 3. A sign-and-magnitude "Q" output is obtained by appending the input bit PH_{31} as a sign bit to the corresponding (i.e., delayed 22 cycles) Q_{14-0} .
- 4. A sign-and-magnitude "I" output is obtained by appending the exclusive OR of PH₃₁ and PH₃₀ as a sign bit to the corresponding I₁₄₋₀.
- 5. When OBIQ=0, outputs I_{15} and Q_{15} become "do not connects" and will stay at logic HIGH. (They may be wired to V_{DD} , left open, or connected to any logic input without damage to the part or excessive power consumption.)
- 6. Formats:
 - T/U = Two's Complement/Unsigned Magnitude 32 Bits
 - U = Unsigned Magnitude15 Bits
 - B = Offset Binary16 Bits

	AM, I, Q		F	νΗ
HEX	U	В	Т	U
FFFF		32767	-π • 2 ⁻¹⁵	π(2-2-15)
8001		1	-π(1–2 ⁻¹⁵)	$\pi(1 + 2^{-15})$
8000		0	-π	π
7FFF	32767	-1	π(1–2 ⁻¹⁵)	π(1–2 ⁻¹⁵)
0001	1	-32767	π•2 -15	π • 2 ⁻¹⁵
0000	0	-32768	0	0

"Hex" column contains the 16 MSBs of the 32-bit phase input (16 LSBs are 0), the 15 bits of the amplitude input or the 16 bits of the offset binary output

Static Control Input

OBIQ determines the numeric format of the output data: offset binary if HIGH and unsigned magnitude if LOW. This control acts with 2-cycle latency on the chip's 22-cycle data path and is normally hardwired to a system-specific state.

Pin Assignments

120-Pin Plastic Pin Grid Array (PPGA)



65-2340A-03

Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	Q5	C5	GND	G11	GND	L10	PH ₃₁
A2	Q 7	C6	V _{DD}	G12	AM ₁₂	L11	V _{DD}
A3	Q8	C7	GND	G13	AM 13	L12	AM ₃
A4	Q ₁₀	C8	V _{DD}	H1	РМ	L13	AM4
A5	Q ₁₂	C9	GND	H2	FM	M1	PH ₆
A6	Q14	C10	GND	H3	V _{DD}	M2	PH ₉
A7	Q ₁₅	C11	VDD	H11	AMg	М3	PH ₁₁
A8	lo	C12	l11	H12	AM ₁₀	M4	PH ₁₃
A9	12	C13	I ₁₃	H13	AM ₁₁	M5	PH ₁₆
A10	14	D1	OEQ	J1	PH ₀	M6	PH ₁₈
A11	1 ₆	D2	Q 0	J2	PH ₁	Μ7	PH ₂₀
A12	18	D3	GND	J3	PH ₃	M8	PH ₂₃
A13	I ₁₀	D11	GND	J11	GND	M9	PH ₂₅
B1	Q3	D12	l ₁₄	J12	AM ₇	M10	PH ₂₈
B2	Q4	D13	I ₁₅	J13	AM ₈	M11	ENA
B3	Q_6	E1	GND	K1	PH ₂	M12	AM ₁
B4	Q9	E2	GND	K2	PH4	M13	AM ₂
B5	Q ₁₁	E3	VDD	K3	GND	N1	PH ₈
B6	Q ₁₃	E11	V _{DD}	K11	GND	N2	PH ₁₀
B7	GND	E12	GND	K12	AM ₅	N3	PH ₁₂
B8	11	E13	OEI	K13	AM ₆	N4	PH ₁₅
B9	13	F1	OBIQ	L1	PH ₅	N5	PH ₁₇
B10	I5	F2	GND	L2	PH ₇	N6	PH ₁₉
B11	17	F3	CLK	L3	GND	N7	PH ₂₁
B12	lg	F11	VDD	L4	VDD	N8	PH ₂₂
B13	I ₁₂	F12	GND	L5	PH ₁₄	N9	PH ₂₄
C1	Q1	F13	AM ₁₄	L6	VDD	N10	PH ₂₆
C2	Q2	G1	ENP ₁	L7	GND	N11	PH ₂₉
СЗ	V _{DD}	G2	ENP ₀	L8	V _{DD}	N12	PH30
C4	GND	G3	GND	L9	PH ₂₇	N13	AM ₀

Pin Assignments (continued)

120-Lead Metric Quad Flat Pack (MQFP)



Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{DD}	31	GND	61	VDD	91	V _{DD}
2	Q4	32	PH ₉	62	AM ₁	92	19
3	Q3	33	PH ₁₀	63	AM ₂	93	18
4	GND	34	VDD	64	GND	94	GND
5	02	35	PH11	65	AM ₃	95	17
6	Q1	36	PH ₁₂	66	AM4	96	16
7	Q 0	37	PH ₁₃	67	AM ₅	97	15
8	V _{DD}	38	PH ₁₄	68	GND	98	GND
9	ŌEQ	39	PH ₁₅	69	AM ₆	99	14
10	GND	40	PH ₁₆	70	AM ₇	100	13
11	GND	41	PH ₁₇	71	AM ₈	101	I2
12	CLK	42	V _{DD}	72	AMg	102	VDD
13	GND	43	PH ₁₈	73	AM ₁₀	103	11
14	OBIQ	44	PH ₁₉	74	AM11	104	I ₀
15	ENP ₀	45	PH ₂₀	75	AM ₁₂	105	GND
16	GND	46	GND	76	GND	106	GND
17	ENP ₁	47	PH ₂₁	77	AM ₁₃	107	Q 15
18	РМ	48	PH ₂₂	78	AM ₁₄	108	Q14
19	FM	49	PH ₂₃	79	GND	109	Q ₁₃
20	VDD	50	V _{DD}	80	V _{DD}	110	VDD
21	PH ₀	51	PH ₂₄	81	OEI	111	Q 12
22	PH ₁	52	PH ₂₅	82	GND	112	Q ₁₁
23	PH ₂	53	PH ₂₆	83	I ₁₅	113	Q 10
24	PH ₃	54	PH ₂₇	84	V _{DD}	114	GND
25	PH4	55	PH ₂₈	85	I ₁₄	115	Q9
26	PH ₅	56	PH ₂₉	86	I ₁₃	116	Q8
27	PH ₆	57	PH ₃₀	87	I ₁₂	117	Q 7
28	GND	58	PH ₃₁	88	GND	118	GND
29	PH ₇	59	ENR	89	l11	119	Q 6
30	PH ₈	60	AM ₀	90	I10	120	Q5

Pin Descriptions

	Pin Ni	umber	
Pin Name	PPGA	MQFP	Pin Function Description
Power, Grou	und and Clock		
VDD	C3, E3, H3, L4, 1, 8, 20, 34, 42, L6, L8, L11, F11, 50, 61, 80, 84, E11, C11, C8, C6 91, 102, 110		The TMC2340A operates from a single +5V supply. All power and ground pins must be connected.
GND		68, 76, 79, 82, 88, 94, 98, 105,	Ground
CLK	F3	12	The TMC2340A operates from a single clock. All enabled registers are strobed on the rising edge of CLK, which is the reference for all timing specifications.

Pin Descriptions (continued)

	Pin N	umber					
Pin Name	PPGA	MQFP	Pin Functi	on Description			
Inputs/Outp	outs	•					
AM14-0	F13, G13, G12, H13, H12, H11, J13, J12, K13, K12, L13, L12, M13, M12, N13	78, 77, 75-69, 67- 65, 63, 62, 60	AM ₁₄₋₀ is the registered peak amplitude 15-bit input data port. AM ₁₄ is the MSB.				
PH31-0	L10, N12, N11, M10, L9, N10, M9, N9, M8, N8, N7, M7, N6, M6, N5, M5, N4, L5, M4, N3, M3, N2, M2, N1, L2, M1, L1, K2, J3, K1, J2, J1	58-51, 49-47, 45- 43, 41-35, 33, 32, 30, 29, 27-21	$\rm PH_{31-0}$ is the registered Phase angle increment 32-bit input data port. The input phase accumulators are fed through this port in conjunction with the input enable select $\rm ENP_{1,0}.~PH_{31}$ is the MSB.				
l ₁₅₋₀	D13, D12, C13, B13, C12, A13, B12, A12, B11, A11, B10, A10, B9, A9, B8, A8	83, 85, 86, 87, 89, 90, 92, 93, 95-97, 99-101, 103, 104	I_{15-0} is the registered X-coordinate 16-bit output data port. This output is forced into the high-impedance state when \overline{OEI} =HIGH. I ₀ is the LSB. I ₁₅ will be "stuck at" logic HIGH if OBIQ=O.				
Q ₁₅₋₀	A7, A6, B6, A5, B5, A4, B4, A3, A2, B3, A1, B2, B1, C2, C1, D2	107-109, 111- 113, 115-117, 119, 120, 122, 123, 125-127	data port. 1	e registered Cartesian Y-coordinate 16-bit output This output is forced to the high- impedance state =HIGH. Q_0 is the LSB. Q_{15} will remain at logic BIQ=0.			
Controls		•					
ENA	M11	59	registers or	nted to the input port AM are latched into the input the current clock when ENA is HIGH. When ENA e data stored in the register remains unchanged.			
ENP _{1,0}	G1, G2	17, 15	phase acci	presented to the PH input port is latched into the umulator input registers on the current clock, as I by the control inputs ENP _{1, 0} , as shown below:			
			ENP _{1,0}	Instruction			
			00	No registers enabled, current data held			
			01	M register input enabled, C data held			
			10	C register input enabled, M data held			
			11 M register set to 0, C register input enabled				
				the Carrier register and M is the Modulation and 0=LOW, 1= HIGH. See the Block Diagram.			

Pin Descriptions (continued)

	Pin Nu	umber							
Pin Name	PPGA	MQFP	Pin Function Description						
FM, PM	H2, H1	19, 18	The user determines the internal phase Accumulator structure implemented on the next clock by setting the accumulator control word FM, PM, as shown below:						
			FM, PM	Instruction					
			00	No accumulation performed					
			01	PM accumulator path enabled					
			10	FM accumulator path enabled					
			11 (Nonsensical) logical OR of PM and FM						
			The accum exceeded,	DW, 1=HIGH. See the Block Diagram. ulator will roll over correctly when full-scale is allowing the user to perform continuous phase on through 2π radians, or 360 degrees.					
OBIQ	F1	14	The format select control sets the numeric format of the Rectangular data: offset binary format when HIGH, and unsigned when LOW. This is a static input. See the Timing Diagram.						
OEI, OEQ	E13, D1	81, 9	device whe are LOW. V	output registers are available at the outputs of the n the respective asynchronous Output Enables When OEI or OEQ is HIGH, the respective output e high-impedance state.					

Absolute Maximum Ratings

(beyond which the device may be damaged)¹

Parameter	Min	Max	Units
Power Supply Voltage (VCC)	-0.5	7	V
Input Voltage	-0.	5 to (V _{DD} +0.	5)V
Applied Voltage ² Output	-0.5	V _{DD} +0.5	
Externally Forced Current Output			
Short-circuit Duration Output (single output in HIGH state to ground)		1 second	
Operating Temperature	-20	110	°C
Storage Temperature	-65	150	°C
Junction Temperature		140	°C
Lead Soldering Temperature (10 sec)		300	°C

- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.

^{1.} Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.

Operating Conditions

Param	eter	Condition	Min	Nom	Max	Units
VDD	Power Supply Voltage		4.75	5.0	5.25	V
fclk	Clock frequency	TMC2340A			20	MHz
		TMC2340A-1			40	MHz
		TMC2340A-2			50	MHz
tрwн	Clock Pulse Width, HIGH		7			ns
t₽w∟	Clock Pulse Width, LOW		6			ns
ts	Input Data Setup Time		6			ns
t⊢	Input Data Hold Time		1			ns
VIH	Input Voltage, Logic HIGH		2.0			V
Vı∟	Input Voltage, Logic LOW				0.8	V
Іон	Output Current, Logic HIGH				-2.0	mA
lol	Output Current, Logic LOW				4.0	mA
TA	Ambient Temperature, Still Air		0		70	°C

Electrical Characteristics

Param	eter	Conditions	Min	Nom	Max	Units
IDD	Power Supply Current	V _{DD} = Max, C _{LOAD} = 25pF, f _{CLK} = Max				
		TMC2340A			140	mA
		TMC2340A-1			240	mA
		TMC2340A-2			290	mA
Iddu	Power Supply Current, Unloaded	$V_{DD} = Max, \overline{OEI}, \overline{OEQ} = HIGH,$ f _{CLK} = Max				
		TMC2340A			95	mA
		TMC2340A-1			175	mA
		TMC2340A-2			215	mA
	Power Supply Current, Quiescent	V _{DD} = Max,CLK = LOW			5	mA
CPIN	I/O Pin Capacitance			5		pF
Ιн	Input Current, HIGH	VDD = Max, VIN = VDD			±10	μA
lı∟	Input Current, LOW	V _{DD} = Max, V _{IN} = 0 V			±10	μA
Іоzн	Hi-Z Output Leakage Current, Output HIGH	V _{DD} = Max, V _{IN} = V _{DD}			±10	μΑ
lozl	Hi-Z Output Leakage Current, Output LOW	V _{DD} = Max, V _{IN} = 0 V			±10	μΑ
los	Short-Circuit Current		-20		-80	mA
Vон	Output Voltage, HIGH	I _{OH} = Max	2.4			V
Vol	Output Voltage, LOW	I _{OL} = Max			0.4	v

Switching Characteristics

Parameter		Conditions ¹	Min	Nom	Max	Units
tDO	Output Delay Time	CLOAD = 25 pF			16	ns
tно	Output Hold Time	CLOAD = 25 pF	3			ns
tena	Three-State Output Enable Delay	CLOAD = 0 pF			13	ns
tDIS	Three-State Output Disable Delay	CLOAD = 0 pF			13	ns

Note:

1. All transitions are measured at a 1.5V level except for tENA and tDIS.



Timing Diagram – No Accumulation

Note: \overline{OEI} , \overline{OEQ} = LOW.

Timing Diagram – Phase Modulation



- 1. \overline{OEI} , \overline{OEQ} = LOW.
- 2. Carrier C and peak amplitude A loaded on CLK 0.
- 3. Modulation values I, J, K, L, ... loaded on CLK 1, CLK 2, etc.
- 4. Output corresponding to modulation loaded at CLK i emerged t_{DO} after CLK i +21.
- 5. To modulate amplitude, vary AM with ENA = 1.

Equivalent Circuits and Transition Levels



Figure 1. Equivalent Input Circuit

Figure 2. Equivalent Output Circuit



Figure 3. Transition Levels for Three-State Measurements

Digital Waveform Synthesis

Generating Unmodulated Sine and Cosine Waves

The TMC2340 can generate simultaneous quadraturematched sine and cosine waves with optional amplitude, frequency, or phase modulation. To obtain an unmodulated waveform, the user loads the desired phase step value, computed as:

 $f_{\rm C} = \frac{2^{32} \times desired_output_frequency}{digital_clock_frequency}$

into the 32-bit-wide carrier register via the PH input port, and applies the desired sinusoid amplitude (half of the desired peak-to-peak value) to the 15-bit-wide AM input port. As the chip's internal phase accumulator increments linearly in steps of f_C , the chip will output a series of complex number pairs representing the horizontal and vertical projections of a vector rotating about the origin, i.e., cosine and sine waves.

A procedure that will yield continuous unmodulated sinusoids is shown in Table 2.

Table 2. Generating unmodulated sinusoids

FM	PM	ENA	AM	ENP	PH	
0	0	1	а	11	fc	loads freq & amplitude
0	1	0	х	00	х	starts synthesizer @ phase = f _C
0	1	0	х	00	х	continues @ phase = 2f _C

Because the chip's internal pipeline is 22 registers deep, the effects of any given set of data inputs or instructions won't be seen for 22 clock cycles. After the (22+n)th rising edge of the system clock, the outputs will be (Figure 4):

$$I(22 + n) = a \cos(2\pi n f_C/2^{32})$$
 and

$$Q(22 + n) = a \sin(2\pi n f_C/2^{32}),$$

where a is the (constant) amplitude and f_C is the (constant) carrier phase step or frequency ratio. For example, if we arbitrarily set a=4000h and f_C =2000 0000h, the chip will generate quadrature-matched sines and cosines at 1/8 of the clock frequency and 1/2 of full-scale amplitude. Here, the internal phase accumulation sequence will be:

Phase Accumulator	Phase
2000 0000h	45 degrees
4000 0000h	90
6000 0000h	135
8000 0000h	180
a000 0000h	225
c000 0000h	270
e000 0000h	315
0000 0000h	0
2000 0000h	45
•••	•••

On any given clock cycle, the phase angle into the chip's polar-to-rectangular converter core is that of the phase accumulator:

phase(n)=nfC

[The maximum possible output frequency is just less than half of the clock rate, per the Nyquist limit. For f>8000 0000, one obtains "negative" frequencies, because the phase increment now aliases backward. Thus, a=4000h and f=e000 0000h will generate a cosine wave and a negated sine wave at 1/8 of the clock frequency and 1/2 of full-scale amplitude.]

Amplitude Modulation

By holding amplitude enable pin ENA high, the user can vary the incoming amplitude sample by sample, thereby amplitude-modulating the output signals. The output equations become:

$$I(22 + n) = a(n) x \cos(2\pi n f_C/2^{32})$$
 and

 $Q(22 + n) = a(n) x \sin(2\pi n f_C/2^{32}),$

Most amplitude modulation applications employ an external adder to combine a fixed (unsigned magnitude) carrier amplitude with a sample-by-sample two's complement modulation term, such that the chip sees:

a(n) = carrier_amplitude + amplitude_modulation(n)

[Since the chip accepts only nonnegative amplitudes, this simple implementation is limited to 100% modulation, wherein the instantaneous incoming amplitude can drop to 0, but not below.]

Again, on any given clock cycle, the phase angle into the chip's polar-to-rectangular converter core is that of the phase accumulator:

phase(n) = nfC



Figure 4. Unmodulated Sinusoid Generation

Phase Modulation

By setting ENP to 10 instead of 00 (while keeping FM = 0 and PM = 1), the user can load a new modulating phase shift into the PH port on each clock cycle. If we label this modulating term p(n), the output equations become:

 $I(n+22) = a(n) x \cos(2\pi(p(n)+nf_{C})/2^{32})$

 $Q(n+22) = a(n) x \sin(2\pi(p(n)+nf_C)/2^{32})$

Figure 5 depicts the internal subsarrier architecture in this mode. If we again load carrier = $2000\ 0000$ h, but now alternately apply phase modulation (p) terms 0 and 1000 000h, the internal phase sequence will be:

Phase Modulation	Phase		
2000 0000h	normal unmodulated start		
5000 0000h	phase advanced by an additional 1000 0000h		

Phase Modulation	Phase
6000 0000h	phase back to normal progression
9000 0000h	phase advanced by an additional 1000 0000h
a000 0000h	phase back to normal progression
d000 0000h	phase advanced by an additional 1000 0000h
e000 0000h	phase back to normal progression

Here, on any given clock cycle, the phase angle into the chip's polar-to-rectangular converter core is that of the phase accumulator, plus the current value of the modulator:

phase(n) = nfC + p(n)

Frequency Modulation

By setting ENP = 10, FM = 1, and PM = 0, the user can load a new frequency modulation sample into the PH port on each clock cycle. In phase modulation, the angular modulation term was outside of the phase accumulator/integration loop. Consider the following phase advance sequence, using the same 2000 0000h carrier and alternate 0 and 1000 000h modulation, this time in frequency modulation instead of phase modulation mode:

Phase Accumulator	Phase
2000 0000h	unmodulated
5000 0000h	phase advanced by 10000000+20000000
7000 0000h	unmodulated—phase advanced by 20000000
a000 0000h	phase again advanced by 30000000
c000 0000h	advance by 20000000
f000 0000h	advance by 30000000

Here, on any given clock cycle, the phase angle into the chip's polar-to-rectangular converter core is that of the previous cycle, plus carrier + modulator:

 $phase(n+1) = phase(n) + f_{C} + p(n)$

and is the same as the present value in phase accumulator. In frequency modulation mode, introducing a single nonzero modulation term will shift the phases of all outputs which follow. In contrast, in phase modulation, introducing a single nonzero modulation term will shift the phase of only one output.

Digital Synthesizer with the TDC1012 D/A Converter

The TDC1012 is an ideal D/A converter for digital synthesis, exhibiting a Spurious-Free Dynamic Range of greater than 70dB. Connection between the TMC2340A and TDC1012 is straightforward, as illustrated in Figure 5.

Either the I or the Q output of the TMC2340 may be connected to the D/A; two converters are used for quadrature synthesis. The trans-former-coupled output circuit shown is recommended for minimum distortion. See the TDC1012 datasheet for details.

Control of the TMC2340A

The TMC2340A needs to be initialized to tell it what frequency and amplitude sinusoid to generate. To initialize amplitude, apply the desired full-scale amplitude to the AM input port of the TMC2340A (AM14 through AM0) and pull ENA HIGH for one clock cycle. This will load the amplitude. If ENA is held HIGH, then the amplitude will follow



Figure 5. Frequency Synthesizer

the inputs on the AM port. If the user assumes an implied binary point before the MSB of the AM port, the input range will be 0 to just under 1, and the outputs will fall between 0 and 2, with binary points after I₁₅ and Q₁₅.

To set the frequency, the C register must be loaded with a value which is the phase increment per clock cycle. If the binary point is considered to be just left of the MSB (input range is 0 to almost 1) then the output frequency is the TMC2340A clock frequency multiplied by the number loaded into C. Since C is 32 bits wide, with a 20MHz clock, one LSB represents a frequency increment of 0.005Hz.

To load the C register, set $ENYP_1=1$ and $ENYP_0=0$; the data presented at the PH port will be loaded on the next clock rising edge.

At this point the TMC2340A has been initialized and can be put into one of three modes depending upon the states of FM and PM:

Mode 0 FM = 0, PM = 0In this mode the chip is in standby. The unchang-

ing output corresponds to AM cos(PM) on the I outputs with PM being the phase increment.

Mode 1 FM=1, PM=0

Frequency Modulation Mode. The chip generates an output signal of peak amplitude AM and frequency determined by accumulating the sum of the phase increment values in the C and M registers (more about the M register in a later section).

Mode 2 FM=0, PM=1

Phase Modulation Mode. The TMC2340A generates a sinusoid of the frequency represen-ted in the C register and the peak amplitude in the AM register. On each clock cycle, the phase of the signal is offset by the value in the M register. Use this mode with ENP=00 for unmodulated sinewave synthesis.

Modulation

The output of the TMC2340A can be phase (Mode 2) or frequency (Mode 1) modulated. An unmodulated sinusoid results if the contents of registers C and M are held constant. Its frequency is set by C (Mode 2) or C+ M (Mode 1). Since the state of the M register is not defined at power up, the M register should be loaded or cleared to begin operation.

If the signal is to be frequency modulated then the modulation signal is loaded into the M register. The format for the frequency is the same as that for the C register. If $ENYP_{1,0} = 0, 1$ then the data value present at the PH port is automatically loaded on each clock rising edge.

For phase modulation, the phase deviation is loaded into the M register (same manner as for frequency modulation). The units of the phase offset are cycles and full-scale is just under one output cycle per TMC2340A clock cycle. The MSB rep-

resents a phase of 180°, and the LSB a phase of about 8×10^{-8} degrees (eight one-hundred millionths of a degree) or $\pi/2^{31}$ radians.

To synchronize two TMC2340As, first load them with their respective data in mode 0, then switch them simultaneously to either Mode 1 or Mode 2.

Calculating Frequency, Amplitude, and Phase Input Values for the TMC2340A

This Application Brief discusses equations which simplify the calculation of register values which control the TMC2340A. These values allow the generation of output carrier frequency, frequency or phase modulation, and output amplitude.

The results of the equations are converted to binary register values and should be rounded to the resolution of the applicable register (32 or 15-bits). For negative values of phase or frequency modulation, use these equations for positive values and see Table 1 to convert them to negative values.

The TMC2340A operates by continuously incrementing a register (phase accumulator) that rolls over when it becomes full. For example, if the next increment to the phase accumulator causes it to overflow by 47 LSBs, the phase accumulator retains the value 47. The value present in the carrier register (C) is the amount by which the phase accumulator is incremented each system clock cycle. As the value of the carrier register is increased, the value with which the phase accumulator is increased, resulting in an increased carrier frequency.

The magnitude of the carrier is determined or modulated by the value loaded In the AM register. Phase modulation is accomplished by adding the value of the phase accumulator to the value of the modulation (M) register. This adds an offset to the phase of the carrier. This does not affect the increment value of the phase accumulator and therefore affects only the phase of the carrier, leaving the frequency constant.

Adding the value of the modulation register to the phase accumulator along with the value of the carrier register on each clock cycle results in a shift in frequency. This is because the phase accumulator is incremented by a different amount each clock cycle.

Frequency or phase modulation is selected with the FM and PM input pins which configure the TMC2340A. The equations presented herein are useful for setting carrier frequency and phase, output amplitude, and frequency and phase modulation. To modulate the carrier with an external signal, the signal must be digitized and those values loaded into the modulation inputs of the TMC2340A.

The carrier and modulation registers are loaded through the PH₃₁₋₀ inputs. The ENP_{1,0} inputs select the desired register. The amplitude register is loaded through the AM₁₄₋₀ inputs.

CARRIER FREQUENCY:

Carrier Register (C) Value = $\frac{\text{Desired Carrier Frequency}}{\text{Clock Frequency}} \times 2^{32}$

AMPLITUDE AND AMPLITUDE MODULATION:

AM Register Value = $\frac{\text{Desired Output Amplitude}}{\text{Full-Scale Output Amplitude}} \times (2^{15} - 1)$

FREQUENCY MODULATION:

Modulation Register (M) Value = $\frac{\text{Desired Change in Carrier Frequency}}{\text{Clock Frequency}} \times 2^{32}$

PHASE-MODULATION:

Modulation Register (M) Value = $\frac{\text{Desired Change in Phase in Radians (Degrees)}}{2\pi(360^\circ)} \times 2^{32}$

EXAMPLE 1: Set carrier frequency to 3.579545 MHz with a system clock of 20MHz.

Carrier Register (C) Value = $\frac{\text{Desired Carrier Frequency}}{\text{Clock Frequency}} \times 2^{32} = \frac{3.579545 \times 10^6}{20 \times 10^6} \times 2^{32}$

C = 0.17897725 X 4,294,967,296 = 768,701,436 = 2DD1 73FCh = 0010 1101 1101 0001 0111 0011 1111 1011 = PH₃₁₋₀

EXAMPLE 2: Set output amplitude to be 12.2% of full-scale.

AM Register Value = $\frac{\text{Desired Output Amplitude}}{\text{Full-Scale Output Amplitude}} \times (2^{15} - 1) = \frac{12.2}{100.0} \times 32767$

AM = 3,998 = 0F9Eh = 0001 1111 0011 1100 = AM14-0

EXAMPLE 3: Change carrier frequency by 10kHz with a system clock of 3 MHz.

Modulation Register (M) Value = $\frac{\text{Desired Change in Carrier Frequency}}{\text{Clock Frequency}} \times 2^{32}$

 $M = \frac{10 \times 10^3}{3 \times 10^6} \times 2^{32} = 14,316,558 = 00DA 740Eh$

 $M = 0000 \ 0000 \ 1101 \ 1010 \ 0111 \ 0100 \ 0000 \ 1110 = PH_{31-0}$

EXAMPLE 4: Advance the phase of any carrier frequency by 12°.

Modulation Register (M) Value = $\frac{\text{Desired Change in Phase}}{360^{\circ}} \times 2^{32} = \frac{12}{360} \times 2^{32}$

Mechanical Dimensions

121-Pin PPGA Package

Symbol	Inc	hes	Millim	Notes		
Symbol	Min. Max.		Min.	Max.	Notes	
А	.080	.160	2.03	4.06		
A1	.040	.060	1.01	1.53		
A2	.125	.215	3.17	5.46		
øB	.016 .020		0.40	0.51	2	
øB2	.050 NOM.		1.27 NOM.		2	
D	1.340 1.380		33.27	35.05	SQ	
D1	1.200 BSC		30.48 BSC			
е	.100 BSC		2.54 BSC			
L	.110	.145	2.79	3.68		
L1	.170 .190		4.31	4.83		
М	1	3	13		3	
Ν	12	20	120		4	
Р	.003 —		.076	_		

- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Pin diameter excludes solder dip finish.
- 3. Dimension "M" defines matrix size.
- 4. Dimension "N" defines the maximum possible number of pins.
- 5. Orientation pin is at supplier's option.
- 6. Controlling dimension: inch.





Mechanical Dimensions (continued)

120-Lead MQFP Package

Symbol	Inc	hes	Millim	Notes		
Symbol	Min.	Max.	Min.	Max.	Notes	
А	_	.154	_	3.92		
A1	.010	_	.25	_		
A2	.125	.144	3.17	3.67		
В	.012	.018	.30	.45	3, 5	
С	.005	.009	.13	.23	5	
D/E	1.219	1.238	30.95	31.45		
D1/E1	1.098	1.106	27.90	28.10		
е	.0315 BSC		.80 BSC			
L	.026 .037		.65	.95	4	
N	120		120			
ND	30		30			
α	0°	7°	0°	7°		
ccc	.004		_	.10		

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Controlling dimension is millimeters.
- 3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "B" & "C" includes lead finish thickness.



Ordering Information

Product Number	Temperature Range	Speed Grade	Screening	Package	Package Marking
TMC2340AH5C	0° to 70°C	20 MHz	Commercial	121-Pin Plastic Pin Grid Array	2340AH5C
TMC2340AH5C1	0° to 70°C	40 MHz	Commercial	121-Pin Plastic Pin Grid Array	2340AH5C1
TMC2340AH5C2	0° to 70°C	50 MHz	Commercial	121-Pin Plastic Pin Grid Array	2340AH5C2
TMC2340AKEC	0° to 70°C	20 MHz	Commercial	120-Pin Metric Quad FlatPack	2340AKEC
TMC2340AKEC1	0° to 70°C	40 MHz	Commercial	120-Pin Metric Quad FlatPack	2340AKEC1
TMC2340AKEC2	0° to 70°C	50 MHz	Commercial	120-Pin Metric Quad FlatPack	2340AKEC2

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com