

November 2008

FAN7390 High-Current, High and Low-Side, Gate-Drive IC

Features

- Floating Channels for Bootstrap Operation to +600V
- Typically 4.5A/4.5A Sourcing/Sinking Current Driving Capability
- Common-Mode dv/dt Noise Canceling Circuit
- Built-in Under-Voltage Lockout for Both Channels
- Matched Propagation Delay for Both Channels
- Logic (V_{SS}) and Power (COM) Ground +/- 7V Offset
- 3.3V and 5V Input Logic Compatible
- Output In-phase with Input

Applications

- PDP Sustain Driver
- HID Lamp Ballast
- SMPS
- Motor Driver

Description

The FAN7390 is a monolithic high- and low-side gatedrive IC, which can drive high speed MOSFETs and IGBTs that operate up to +600V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

Fairchild's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level shift circuit offers high-side gate driver operation up to V_S =-9.8V (typical) for V_{BS} =15V.

The UVLO circuit prevents malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage.

The high current and low output voltage drop feature make this device suitable for the PDP sustain pulse driver, motor driver, switching power supply, and highpower DC-DC converter applications.

8-SOP

8-DIP

14-SOP







Ordering Information

Part Number	Package	Operating Temperature Range	© Eco Status	Packing Method
FAN7390N	8-DIP			Tube
FAN7390M	8-SOP			Tube
FAN7390MX	0-3UP	-40°C ~ 125°C	RoHS	Tape & Reel
FAN7390M1	14 5010			Tube
FAN7390M1X	14-SOIC			Tape & Reel



For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Typical Application Circuit




Figure 1. Application Circuit for Half-Bridge (Referenced 8-SOP/DIP)




Figure 2. Application Circuit for Half-Bridge (Referenced 14-SOIC)

Internal Block Diagram




Figure 3. Functional Block Diagram (Referenced 8-SOP/DIP)




Figure 4. Functional Block Diagram (Referenced 14-SOIC)

Pin Configurations




Figure 5. Pin Assignments (Top View)

Pin Definitions

8-Pin	14-Pin	Name	Description	
1	1	HIN	Logic Input for High-Side Gate Driver Output	
2	2	LIN	Logic Input for Low-Side Gate Driver Output	
	3	V_{SS}	Logic Ground (FAN7390M1 only)	
3	5	COM	Low-Side Driver Return	
4	6	LO	Low-Side Driver Output	
5	7	V_{DD}	Low-Side and Logic Part Supply Voltage	
6	11	V_S	High-Voltage Floating Supply Return	
7	12	НО	High-Side Driver Output	
8	13	V _B	High-Side Floating Supply	
	4, 8, 9, 10, 14	NC	No Connect	

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. T_A =25°C, unless otherwise specified.

Symbol	Characteristics	Min.	Max.	Unit
V _S	High-Side Floating Supply Offset Voltage	V _B -25.0	V _B +0.3	V
V _B	High-Side Floating Supply Voltage	-0.3	625.0	V
V _{HO}	High-Side Floating Output Voltage HO	V _S -0.3	V _B +0.3	V
V _{DD}	Low-Side and Logic Fixed Supply Voltage	-0.3	25.0	V
V _{LO}	Low-Side Output Voltage LO	-0.3	V _{DD} +0.3	V
V _{IN}	Logic Input Voltage (HIN and LIN)	V _{SS} -0.3	V _{DD} +0.3	V
V _{SS}	Logic Ground (FAN7390M1 only)	V _{DD} -25	V _{DD} +0.3	V
dV _S /dt	Allowable Offset Voltage Slew Rate		50	V/ns
-/-		8-DIP	1.25	
P _D ^(1, 2, 3)	Power Dissipation	8-SOP	0.625	W
. /		14-SOIC	1.0	
//	/	8-DIP	100	
$\theta_{\sf JA}$	Thermal Resistance, Junction-to-Ambient	8-SOP	200	°C/W
	/	14-SOIC	110	
T _J	Junction Temperature		+150	°C
T _{STG}	Storage Temperature		+150	°C

Notes:

- 1. Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- 2. Refer to the following standards:
 - JESD51-2: Integral circuits thermal test method environmental conditions natural convection JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages
- 3. Do not exceed P_D under any circumstances.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit	
V _B	High-Side Floating Supply Voltage	V _S +10	V _S +22	V	
V _S	High-Side Floating Supply Offset Voltage	6-V _{DD}	600	V	
V _{HO}	High-Side Output Voltage	V _S	V _B	V	
V_{DD}	Low-Side and Logic Supply Voltage	10	22	V	
V_{LO}	Low-Side Output Voltage	COM	V_{DD}	V	
V _{IN}	Logic Input Voltage (HIN and LIN)	V _{SS}	V_{DD}	V	
T _A	Operating Ambient Temperature	-40	+125	°C	

Electrical Characteristics

 V_{BIAS} (V_{DD} , V_{BS})=15.0V, V_S = V_{SS} =COM, T_A =25°C, unless otherwise specified. The V_{IL} , V_{IH} , and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input signals HIN and LIN. The V_O and I_O parameters are referenced to COM and V_S is applicable to the respective output signals HO and LO.

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
POWER S	SUPPLY SECTION (V _{DD} AND V _{BS})		ı			
V _{DDUV+} V _{BSUV+}	V _{DD} and V _{BS} Supply Under-Voltage Positive-going Threshold		8.0	8.8	9.8	
V _{DDUV-} V _{BSUV-}	V _{DD} and V _{BS} Supply Under-Voltage Negative-going Threshold		7.4	8.3	9.0	٧
V _{DDUVH} V _{BSUVH}	V _{DD} and V _{BS} Supply Under-Voltage Lockout Hysteresis Voltage			0.5		
I _{LK}	Offset Supply Leakage Current	V _B =V _S =600V			50	
I _{QBS}	Quiescent V _{BS} Supply Current	V _{IN} =0V or 5V		45	80	μΑ
I_{QDD}	Quiescent V _{DD} Supply Current	V _{IN} =0V or 5V		75	110	
I _{PBS}	Operating V _{BS} Supply Current	f _{IN} =20kHz, rms value		530	640	μA
I _{PDD}	Operating V _{DD} Supply Current	f _{IN} =20kHz, rms value		530	640	μΑ
LOGIC IN	PUT SECTION (HIN, LIN)					
V_{IH}	Logic "1" Input Voltage		2.5		V	
V_{IL}	Logic "0" Input Voltage				1.2	V
I _{IN+}	Logic "1" Input Bias Current	V _{IN} =5V		25	50	۸
I _{IN-}	Logic "0" Input Bias Current	V _{IN} =0V		1.0	2.0	μA
R _{IN}	Input Pull-down Resistance		100	200		ΚΩ
GATE DR	IVER OUTPUT SECTION (HO, LO)				•	
V _{OH}	High-level Output Voltage, V _{BIAS} -V _O	No Load			1.0	V
V _{OL}	Low-level Output Voltage, V _O	No Load			35	mV
I _{O+}	Output High, Short-circuit Pulsed Current ⁽⁴⁾	V _O =0V, V _{IN} =5V with PW<10μs	3.5	4.5		Α
I _{O-}	Output Low, Short-circuit Pulsed Current ⁽⁴⁾	V _O =15V, V _{IN} =0V with PW<10µs	3.5	4.5		A
V _S	Allowable Negative V _S Pin Voltage for HIN Signal Propagation to HO		1	-9.8	-7.0	٧
V _{SS} - COM	V _{SS} -COM/COM-V _{SS} Voltage Educability		-7.0		7.0	V

Note:


4. This parameter guaranteed by design.

Dynamic Electrical Characteristics

V_{BIAS} (V_{DD}, V_{BS})=15.0V, V_S=V_{SS}=COM=0V, C_L=1000pF and T_A=25°C unless otherwise specified.

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
t _{on}	Turn-on Propagation Delay	V _S =0V		140	200	
t _{off}	Turn-off Propagation Delay	V _S =0V		140	200	
MT	Delay Matching, HS & LS Turn-on/off			0	50	ns
t _r	Turn-on Rise Time			25	50	
t _f	Turn-off Fall Time			20	45	


Typical Characteristics



240 220 200 180 [SE 160 140 120 100 80 60 l -40 -20 40 60 80 100 20 Temperature [°C]

Figure 6. Turn-on Propagation Delay vs. Temperature

Figure 7. Turn-off Propagation Delay vs. Temperature







Figure 8. Turn-on Rise Time vs. Temperature

Figure 9. Turn-off Fall Time vs. Temperature







Figure 10. Turn-on Delay Matching vs. Temperature

Figure 11. Turn-off Delay Matching vs. Temperature

Typical Characteristics (Continued)







Figure 12. Quiescent V_{DD} Supply Current vs. Temperature

Figure 13. Quiescent V_{BS} Supply Current vs. Temperature







Figure 14. Operating V_{DD} Supply Current vs. Temperature

Figure 15. Operating V_{BS} Supply Current vs. Temperature.







Figure 16. V_{DD} UVLO+ vs. Temperature

Figure 17. V_{DD} UVLO- vs. Temperature

Typical Characteristics (Continued)







Figure 18. V_{BS} UVLO+ vs. Temperature

Figure 19. V_{BS} UVLO- vs. Temperature







Figure 20. High-Level Output Voltage vs. Temperature

Figure 21. Low-Level Output Voltage vs. Temperature




2.5
2.0
1.5
1.0
0.5
-40 -20 0 20 40 60 80 100 120
Temperature [°C]

Figure 22. Logic High Input Voltage vs. Temperature

Figure 23. Low Input Voltage vs. Temperature

3.0

Typical Characteristics (Continued)






Figure 24. Logic Input High Bias Current vs. Temperature

Figure 25. Allowable Negative V_S Voltage vs. Temperature

Switching Time Definitions




Figure 26. Switching Time Test Circuit (Referenced 8-SOP)




Figure 27. Input/Output Timing Diagram




Figure 28. Switching Time Waveform Definitions








Figure 29. Delay Matching Waveform Definitions

Physical Dimensions









NOTES: UNLESS OTHERWISE SPECIFIED


- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
- E) DRAWING FILENAME: M08AREV13

Figure 30. 8-Lead Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Physical Dimensions (Continued)



N08EREVG

Figure 31. 8-Lead Dual In-Line Package (DIP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Physical Dimensions (Continued)




Figure 32. 14-Lead Small Outline Integrated Circuit Package (SOIC)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

DETAIL A





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™
CorePLUS™
CorePOWER™
COREPOWER™

CTL™
Current Transfer Logic™
EcoSPARK®
EfficentMax™
EZSWITCH™ *

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®

FAST®
FastvCore™
FlashVVriter®*
FPS™
F-PFS™

FRFET® Global Power ResourceSM Green FPS™

Green FPS™ e-Series™ GTO™

ISOPLANAR™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MillerDrive™
MotionMax™
MotionSPM™
OPTOLOGIC®
OPTOPLANAR®

IntelliMAX™

PDP SPM™ Power-SPM™ PowerTrench® PowerXS™ Programmable Active Droop™ QFET®

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mWW/W/kW at a time™ SmartMax™

SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™.8
SuperSOT™.8
SuperSOT™.8
SuperMOS™
SyncFET™
SyncFET™
GENERAL
The Power Franchise®



UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

* EZSWTCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide arry warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status		Definition		
Advance Information Formative / In Design Datasheet contains the design specifications for product development. Specifications may any manner without notice.		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production Datasheet contains preliminary data; supplementary data will be published at a later date. Fairch Semiconductor reserves the right to make changes at any time without notice to improve design			
No Identification Needed Full Production Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make at any time without notice to improve the design.		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 137