

P-Channel Enhancement Mode Field Effect Transistor

General Description

The CMSA120P03 uses advanced trench technology to provide excellent RDS(ON).

This device is ideal for load switch and battery protection applications.

Features

- Low On-Resistance
- Simple Drive Requirements
- 100% EAS Guaranteed
- RoHS Compliant

Product Summary

BVDSS	RDS(ON)	ID
-30V	3.8mΩ	-150A

Applications

- Load Switch
- Power Management in Notebook Computer, Portable Equipment and Battery Powered Systems.

DFN-8 5x6 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current	-150	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current	-105	A
I_{DM}	Pulsed Drain Current	-600	A
EAS	Single Pulse Avalanche Energy ¹	650	mJ
$P_D @ T_C = 25^\circ C$	Total Power Dissipation	110	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Junction-to-Ambient(Steady-State)	---	55	°C/W
$R_{\theta JC}$	Junction-to-Case	---	1.5	°C/W

P-Channel Enhancement Mode Field Effect Transistor

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$	-30	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}}=-10\text{V}$, $I_D=-28\text{A}$	---	3	3.8	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$, $I_D=-25\text{A}$	---	4.6	5.6	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=-250\mu\text{A}$	-1	---	-2	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-24\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	-1	μA
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	±100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-10\text{V}$, $I_D=-10\text{A}$	---	36	---	S
R_g	Gate Resistance	$V_{\text{DS}}=10\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	3	---	Ω
Q_g	Total Gate Charge	$V_{\text{DS}}=-10\text{V}$, $I_D=-20\text{A}$ $V_{\text{GS}}=-4.5\text{V}$	---	100	---	nC
Q_{gs}	Gate-Source Charge		---	20	---	
Q_{gd}	Gate-Drain Charge		---	30	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=-10\text{V}$, $V_{\text{GEN}}=-4.5\text{V}$	---	20	---	ns
T_r	Rise Time		---	50	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	100	---	
T_f	Fall Time		---	40	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=-25\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	7000	---	pF
C_{oss}	Output Capacitance		---	700	---	
C_{rss}	Reverse Transfer Capacitance		---	750	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current	$V_G=V_D=0\text{V}$, Force Current	---	---	-150	A
I_{SM}	Pulsed Source Current		---	---	-600	A
V_{SD}	Diode Forward Voltage	$V_{\text{GS}}=0\text{V}$, $I_F=-28\text{A}$	---	-0.83	-1.2	V

Note :

1.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=-25\text{V}$, $V_{\text{GS}}=-10\text{V}$, $L=0.5\text{mH}$, $I_D=-51\text{A}$

This product has been designed and qualified for the consumer market.

Cmos assumes no liability for customers' product design or applications.

Cmos reserves the right to improve product design ,functions and reliability without notice.