




# D-Type Flip-Flop With Enable

ELECTRICALLY TESTED PER:  
MIL-M-38510/32504

The 54LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.

- 8-Bit High-Speed Parallel Registers
- Positive Edge-Triggered D-Type Flip-Flops
- Fully Buffered Common Clock and Enable Inputs
- True and Complement Outputs
- Input Clamp Diode Limits High-Speed Termination Effects

LOGIC DIAGRAM



## Military 54LS377



AVAILABLE AS:

- 1) JAN: JM38510/32504BXA
- 2) SMD: N/A
- 3) 883: 54LS377/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: R  
CERFLAT: S  
LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	DIL 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
E	1	1	1	GND
Q0	2	2	2	VCC
D0	3	3	3	VCC
D1	4	4	4	VCC
Q1	5	5	5	VCC
Q2	6	6	6	VCC
D2	7	7	7	VCC
D3	8	8	8	VCC
Q3	9	9	9	VCC
GND	10	10	10	GND
CP	11	11	11	CP1
Q4	12	12	12	VCC
D4	13	13	13	VCC
D5	14	14	14	VCC
Q5	15	15	15	VCC
Q6	16	16	16	VCC
D6	17	17	17	VCC
D7	18	18	18	VCC
Q7	19	19	19	VCC
VCC	20	20	20	VCC

BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX

TRUTH TABLE


E	CP	D <sub>n</sub>	Q <sub>n</sub>	Q̄ <sub>n</sub>
H		X	No Change	No Change
L		H	H	L
L		L	L	H

L = LOW Voltage Level  
H = HIGH Voltage Level  
X = Immaterial

5

54LS377

CONNECTION DIAGRAM




Pin Names		Loading (Note a)	
		HIGH	LOW
$\bar{E}$	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
Q <sub>0</sub> -Q <sub>3</sub>	True Outputs (Note b)	10 U.L.	5(2.5) U.L.
Q <sub>0</sub> -Q <sub>3</sub>	Complemented Outputs (Note b)	10 U.L.	5(2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) Temperature Ranges.

# 54LS377

## AC TEST CIRCUIT



## HIGH-LEVEL SWITCHING WAVEFORMS




### NOTES:


1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0 V \pm 0.2 V$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_p(\text{clock}) = 30 \text{ ns}$ ,  
 and  $\text{PRR} \leq 1.0 \text{ MHz}$ .
2. D input has the following characteristics:  
 $V_{gen} = 3.0 V \pm 0.2 V$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{\text{setup}} = 20 \text{ ns}$ ,  
 $t_{\text{hold}} = 5.0 \text{ ns}$ ,  $t_p = 25 \text{ ns}$ , and  $\text{PRR}$  is 50% of the clock  $\text{PRR}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .

# 54LS377

## AC TEST CIRCUIT



## LOW-LEVEL SWITCHING WAVEFORMS



### NOTES:

1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0V \pm 0.2V$ ,  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_p(\text{clock}) = 30\text{ ns}$ ,  
 and  $PRR \leq 1.0\text{ MHz}$ . When testing  $f_{MAX}$ ,  $PRR = \text{see table}$ ,  
 and  $t_0 = t_1 \leq 6.0\text{ ns}$ .
2. D input has the following characteristics:  
 $V_{gen} = 3.0V \pm 0.2V$ ,  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_{setup} = 20\text{ ns}$ ,  
 $t_{hold} = 5.0\text{ ns}$ ,  $t_p = 25\text{ ns}$ , and  $PRR$  is 50% of the clock  $PRR$ .  
 For  $f_{MAX}$ ,  $t_0 = t_1 \leq 6.0\text{ ns}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50\text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .

54LS377

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = - 0.4 mA, V <sub>IH</sub> = 2.0 V, $\bar{E}$ = 0.7 V, other inputs are open, CLK = (See Note 1).
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IL</sub> = 0.7 V, $\bar{E}$ = 0.7 V, other inputs are open, CLK = (See Note 1).
V <sub>IC</sub>	Input Clamping Voltage		- 1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = - 18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	- 15	- 100	- 15	- 100	- 15	- 100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, $\bar{E}$ = 0.7 V, CLK = (See Note 2), V <sub>OUT</sub> = GND.
I <sub>IL1</sub>	Logical "0" Input Current	- 105	- 345	- 105	- 345	- 105	- 345	μA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V ( $\bar{E}$ ), other inputs are open.
I <sub>IL2</sub>	Logical "0" Input Current	- 160	- 400	- 160	- 400	- 160	- 400	μA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, other inputs are open.
I <sub>CC</sub>	Power Supply Current Off		32		32		32	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (all inputs), CLK = (See Note 2).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.

5

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL2</sub>	Propagation Delay /Data-Output High-Low	5.0	32	5.0	42	5.0	42	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
t <sub>PLH2</sub>	Propagation Delay /Data-Output Low-High	—	27	—	37	—	37	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH2</sub>	Propagation Delay /Data-Output High-Low	5.0	32	5.0	42	5.0	42	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
t <sub>PLH2</sub>	Propagation Delay /Data-Output Low-High	—	27	—	37	—	37	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
f <sub>MAX</sub>	Maximum Clock Frequency	30		25		25		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
		30							V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.

NOTES:

- 1.  2.5 V minimum/5.5 V maximum
- 2.  0.0 V