DS3890 BTL Octal Trapezoidal Driver DS3892 BTL Octal TRI-STATE® Receiver

General Description

The DS3890 and DS3898 are designed specifically to overcome problems associated with driving densely populated backplanes. These products provide significant improvement in both speed and data integrity in comparison to conventional bus drivers and receivers. Their low output capacitance, low voltage swing and noise immunity features make them ideal for driving low impedance busses with minimum power dissipation.

The DS3890 features an open collector outputs that generate precise trapezoidal waveforms with typical rise and fall times of 6 ns which are relatively independent of capacitive loading conditions. These controlled output characteristics significantly reduce noise coupling to adjacent lines.

To minimize bus loading, the DS3890 also features a schottky diode in series with the open collector outputs that isolates the driver output capacitance in the disabled state. With this type of configuration the output low voltage is typically "1V". The output high level is intended to be 2 volts.

This is achieved by terminating the bus with a pull up resistor. Both devices can drive an equivalent DC load of 18.5Ω (or greater) in the defined configuration.


(General Description to be continued)

Features


- Driver output capacitance less than 5 pF
- 1 volt bus signal reduces power consumption
- Trapezoidal driver waveforms (tr, tf, typically 6 ns) reduces noise coupling to adjacent lines
- Precise receiver threshold track the bus logic high level to maximize noise immunity in both logic high and low
- Open collector driver output allows wire-or connection
- Advanced low power schottky technology
- Glitch free power up/down protection
- TTL compatible driver and control inputs and receiver output
- BTL compatible

Logic and Connection Diagrams

DS3890 Octal Trapezoidal Driver



DS3892 Octal TRI-STATE Receiver



Order Numbers DS3892M, DS3890N or DS3892N See NS Package Number M20B or N20A

TI /F/8700-1

TL/F/8700-2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 6V

 Control Input Voltage
 5.5V

 Driver Input and Receiver Output
 5.5V

 Receiver Input and Driver Output
 2.5V

 Storage Temperature Range
 -65°C to +165°C

 Lead Temperature (Soldering, 4 sec.)
 260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage	4.75	5.25	V
Temperature (T _A)	0	70	°C

DS3890 Electrical Characteristics (Notes 2 and 3)

DRIVER	AND	CONTROL	INDIITS

Symbol	Conditions	Min	Тур	Max	Units
V _{IH}		2.0			٧
V _{IL}				0.8	٧
I _{JL} An	V _{CC} = Max V _{IN} = 0.4V		-1	-1.6	mA
կլ Dis	V _{CC} =Max V _{IN} =0.4V		- 180	-400	μΑ
lін	V _{CC} =Max V _{IN} =2.4V			40	μА
Iį	V _{CC} = Max V _{IN} = 5.25V			1	mA
V _{CL}	V _{CC} =Min I _{IN} =-12 mA		-0.9	-1.5	V
RIVER OUTPUT			<u> </u>		
V _{OL}	V _{CC} =Min R _L =18.5Ω	0.75	1.0	1,2	v
^І он	V _{CC} =Max V _{OUT} =2V	-20	10	100	μΑ
lo	V _{CC} =0V V _{OUT} =2V			100	μА
1 _{IL}	V _{CC} =Max V _{OUT} =0.75V		-100	-250	μА
I _{CC} Low	V _{CC} = Max		50	80	mA
I _{CC} High			, ,	100	mA

DS3892 Electrical Characteristics (Notes 2 and 3)

CONTROL INPUTS

Symbol	Conditions	Min	Тур	Max	Units
V _{IH}		2.0			٧
V _{IL}				0.8	V
հլը	V _{CC} =Max V _{IN} =0.4V		-180	-400	μΑ
I _{IH}	V _{CC} =Max V _{IN} =2.4V			40	μΑ
lı .	V _{CC} =Max V _{IN} =5.25V			1	mA
V _{CL}	V _{CC} =Min I _{IN} = -12 mA		-0.9	-1.5	٧
ECEIVER					
V _{OL}	V _{CC} =Min I _{OL} =16 mA		0.35	0.5	v
V _{OH}	V _{CC} =Min I _{OH} = -400 μA	2.4	3.2		٧
los	V _{CC} =Max V _{OUT} =0V	-20	~70	-100	mA
V _{TH} Rec	V _{CC} =5V	1.47	1.55	1.62	٧
h _H Rec	V _{CC} =Max V _{IN} =2V		10	100	μА
I _I Rec	V _{CC} =0V V _{IN} =2V			100	μΑ
I _{IL} Rec	V _{CC} = Max V _{IN} = 0.75V	,		100	μΑ
I _{CC} Low	V _{CC} =Max			80	mA
I _{CC} High	A CC . IAIRY			60	mA

DS3890 Switching Characteristics (Figure 1) $0^{\circ}C \le T_A \le 70^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$ unless otherwise specified

Symbol	Conditions	Min	Тур	Max	Units
T _{dLH}	An to Bn		9	15	ns
T _{dHL}			9	15	ns
T _{dLH}	Dis to Bn		10	18	ns
T _{dHL}			12	20	ns
T _r & T _f	Bn rise and fall time	3	6	10	ns

DS3892 Switching Characteristics (Figures 2, 3 and 4)

Symbol	Conditions	Min	Тур	Max	Units
T _{dLH}	Bn to An		12	18	ns
T _{pHL}	Brito All		10	18	ns
T _{dL2}	Dis to An		10	18	ns
T _{dZL}			8	15	ns
T _{dHZ}			4	8	ns
T _{dZH}			7	12	пѕ
TNR	Receiver noise rejection	3	6		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The Table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are shown as positive values; all currents out of the device are shown as negative; all voltages are referenced to ground unless otherwise specified. All values shown as max or min are classified on absolute value basis and apply to the full operating temperature and VCC range.

General Descriptions (Continued)


The DS3892 receiver inputs incorporate a low pass filter in conjunction with high speed comparator to further enhance the noise immunity. Both devices provide equal rejection to both positive and negative noise pulses (typically 6 ns) on the bus.

The DS3890 features TTL compatible inputs while the DS3892 inputs are BTL compatible. The control inputs on all devices are TTL compatible.

BTL "Backplane Transceiver Logic" is a new logic signaling method developed by IEEE P896 Future Bus Stan-


dards Committee. This standard was adopted to enhance the performance of Backplane Busses. BTL compatible bus interface circuits feature low capacitance drivers to minimize bus loading, a 1V nominal signal swing for reduced power consumption and receivers with precision thresholds for maximum noise immunity. This new standard overcomes some of the fundamental limitations of TTL bus transceivers in heavily loaded backplane bus applications. Devices designed to this standard provide significant improvements in switching speed and data integrity.

AC Switching Waveforms



TL/F/8700-4

TL/F/8700-5



Note: $t_R = t_F < 10$ ns from 10% to 90%

FIGURE 1 Driver Propagation Delays

AC Switching Waveforms (Continued) VI(Bn) 1.557 ₹390 D tDHL νι ο- (An) D\$3892 Vo(An) 1.57 1.57 (INCLUDES JIG CAPACITANCE) TL/F/8700-6 **Note:** $t_P = t_F < 10$ ns from 10% to 90% TL/F/8700-7 FIGURE 2. Receiver Propagation Delays VI (DISABLE) 1.57 ٥٧ tDHZ---tDZH tDLZ-- tDZL Vo(An) TL/F/8700~8 toLZ tozL ₹390 ₽ ≹RL1 ≸390Ω (An) yı o-DS3892 DS3892 VI O (DISABLE) (DISABLE) (INCLUDES JIG CAPACITANCE) (INCLUDES JIG CAPACITANCE) TL/F/8700-14 TL/F/8700-9 Note: $t_R = t_F < 5$ ns from 10% to 90% t_{DZH} t_{DHZ} (An) DS3892 VI O----DS3892 O Vo -O Vo (DISABLE) (INCLUDES JIG CAPACITANCE) (INCLUDES JIG CAPACITANCE)


FIGURE 3. Propagation Delay from Disable Pin to An


TL/F/8700-15

Note: $t_{\text{Fl}} = t_{\text{F}} < 5 \text{ ns from } 10\% \text{ to } 90\%$

TL/F/8700-16

AC Switching Waveforms (Continued)





Note: $t_R = t_F < 2 \text{ ns from } 10\% \text{ to } 90\%$

TL/F/8700-11

Receiver Noise Immunity:
"No Response at Output" Input Waveforms