

## 54AC11652, 74AC11652

### *Octal Bus Transceivers and Registers with 3-State Outputs*

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enables GAB and  $\bar{G}$ BA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

#### **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

#### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

*The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.*

FOR REFERENCE ONLY

# 54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D3107, DECEMBER 1989—REVISED OCTOBER 1990

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic “Small Outline” Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs


## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enables GAB and  $\bar{G}BA$  are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and  $\bar{G}BA$ . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The 54AC11652 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11652 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54AC11652 . . . JT PACKAGE  
74AC11652 . . . DW OR NT PACKAGE



54AC11652 . . . FK PACKAGE



EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

**54AC11652, 74AC11652**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

D3107, DECEMBER 1989 REVISED OCTOBER 1990



**FIGURE 1. BUS TRANSFER DIAGRAM**

# 54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D3107, DECEMBER 1989 REVISED OCTOBER 1990

FUNCTION TABLE


INPUTS						DATA I/O†		OPERATION OR FUNCTION
GAB	GBA	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B Data
L	H	↑	↑	X	X	Input	Unspecified†	Store A, Hold B
X	H	↑	H or L	X	X	Input	Output	Store A in both registers
H	H	↑	↑	X‡	X	Input	Output	Hold A, Store B
L	X	H or L	↑	X	X	Unspecified†	Input	Store B in both registers
L	L	↑	↑	X	X‡	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
L	L	X	X	X	L	Output	Input	Real-Time A Data to B Bus Stored B Data to B Bus
L	L	X	H or L	X	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	
H	H	H or L	X	H	X	Input	Output	
H	L	H or L	H or L	H	H	Output	Output	

† The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.


‡ Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

### logic symbols§



### logic diagram (positive logic)



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

# 54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D3107, DECEMBER 1989 REVISED OCTOBER 1990

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## recommended operating conditions

		54AC11652			74AC11652			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V	0.9		0.9			V
		$V_{CC} = 4.5$ V	1.35		1.35			
		$V_{CC} = 5.5$ V	1.65		1.65			
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
$I_{OH}$	High-level output current	$V_{CC} = 3$ V	-4		-4			mA
		$V_{CC} = 4.5$ V	-24		-24			
		$V_{CC} = 5.5$ V	-24		-24			
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V	12		12			mA
		$V_{CC} = 4.5$ V	24		24			
		$V_{CC} = 5.5$ V	24		24			
$\Delta t/\Delta v$	Input transition rise or fall rate	Control pins	0	5	0	5		ns/V
		Data	0	10	0	10		
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**54AC11652, 74AC11652**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

D3107, DECEMBER 1989 - REVISED OCTOBER 1990

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11652		74AC11652		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9	2.9		V	
		4.5 V	4.4			4.4	4.4			
		5.5 V	5.4			5.4	5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4	2.48			
		4.5 V	3.94			3.7	3.8			
		5.5 V	4.94			4.7	4.8			
		5.5 V				3.85				
5.5 V						3.85				
5.5 V							3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1	0.1	0.1		V	
		4.5 V			0.1	0.1	0.1			
		5.5 V			0.1	0.1	0.1			
	I <sub>OL</sub> = 12 mA	3 V			0.36	0.5	0.44			
		4.5 V			0.36	0.5	0.44			
		5.5 V			0.36	0.5	0.44			
		5.5 V				1.65				
5.5 V						1.65				
5.5 V							1.65			
I <sub>OZ</sub> †	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5	±10	±5	μA		
I <sub>I</sub>	Control pins	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1	μA		
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	160	80	μA		
C <sub>I</sub>	Control pins	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5			pF		
C <sub>IO</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		12			pF		

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

**timing requirements over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Note 2)**

PARAMETER		T <sub>A</sub> = 25°C		54AC11652		74AC11652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	65	0	65	0	65	MHz
t <sub>w</sub>	Pulse duration, CAB or CBA high or low	7.7		7.7		7.7		ns
t <sub>su</sub>	Setup time, A before CAB† or B before CBA†	6		6		6		ns
t <sub>h</sub>	Hold time, A after CAB† or B after CBA†	1		1		1		ns

**timing requirements over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Note 2)**

PARAMETER		T <sub>A</sub> = 25°C		54AC11652		74AC11652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	105	0	105	1	105	MHz
t <sub>w</sub>	Pulse duration, CAB or CBA high or low	4.8		4.8		4.8		ns
t <sub>su</sub>	Setup time, A before CAB† or B before CBA†	4.5		4.5		4.5		ns
t <sub>h</sub>	Hold time, A after CAB† or B after CBA†	1		1		1		ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

**PRODUCT PREVIEW** information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

  
**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-45

# 54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D3107, DECEMBER 1989—REVISED OCTOBER 1990

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11652		74AC11652		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>max</sub>			65			65		65		MHz
t <sub>PLH</sub>	A or B	B or A	2.9	8.5	11.1	2.9	13.9	2.9	12.9	ns
t <sub>PHL</sub>			3.9	10.3	12.9	3.9	14.9	3.9	14.2	
t <sub>PLH</sub>	CBA or CAB	A or B	4.3	11.2	14.3	4.3	17.6	4.3	16.2	ns
t <sub>PHL</sub>			5.3	13.1	16.2	5.3	18.7	5.3	17.8	
t <sub>PLH</sub>	SBA or SAB† with A or B high	A or B	3.4	9.4	12	3.4	14.7	3.4	13.7	ns
t <sub>PHL</sub>			4.7	11.5	14.3	4.7	16.5	4.7	15.6	
t <sub>PLH</sub>	SBA or SAB† with A or B low	A or B	3.9	10.5	13.3	3.9	16.1	3.9	14.9	ns
t <sub>PHL</sub>			4.8	12.1	16.3	4.8	18.5	4.8	17.7	
t <sub>PZH</sub>	GBA	A	4.3	11.1	14.5	4.3	17.8	4.3	16.5	ns
t <sub>PZL</sub>			5.2	14.4	19.8	5.2	23.4	5.2	22	
t <sub>PHZ</sub>	GBA	A	3.7	6.4	8.1	3.7	8.7	3.7	8.5	ns
t <sub>PLZ</sub>			3.5	6	7.8	3.5	8.4	3.5	8.2	
t <sub>PZH</sub>	GAB	B	4.7	11.6	15	4.7	18.3	4.7	16.9	ns
t <sub>PZL</sub>			5.6	14.8	19.9	5.6	23.4	5.6	21.9	
t <sub>PHZ</sub>	GAB	B	4	6.6	8.2	4	8.8	4	8.6	ns
t <sub>PLZ</sub>			3.5	6.1	7.7	3.5	8.2	3.5	8	

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11652		74AC11652		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>max</sub>			105			105		105		MHz
t <sub>PLH</sub>	A or B	B or A	2.4	5.2	7.6	2.4	9.2	2.4	8.6	ns
t <sub>PHL</sub>			3.1	6	8.7	3.1	10.1	3.1	9.6	
t <sub>PLH</sub>	CBA or CAB	A or B	3.6	6.7	9.5	3.6	11.5	3.6	10.7	ns
t <sub>PHL</sub>			4.4	7.8	10.8	4.4	12.8	4.4	12	
t <sub>PLH</sub>	SBA or SAB† with A or B high	A or B	2.9	5.6	8.1	2.9	9.7	2.9	9.1	ns
t <sub>PHL</sub>			3.8	6.9	9.6	3.8	11.4	3.8	10.7	
t <sub>PLH</sub>	SBA or SAB† with A or B low	A or B	3.3	6.2	8.8	3.3	10.5	3.3	9.9	ns
t <sub>PHL</sub>			4	7.1	9.9	4	11.5	4	10.9	
t <sub>PZH</sub>	GBA	A	3.3	6.6	9.6	3.3	11.6	3.3	10.9	ns
t <sub>PZL</sub>			4.2	7.4	10.9	4.2	13	4.2	12.2	
t <sub>PHZ</sub>	GBA	A	3.6	5.5	7.2	3.6	7.8	3.6	7.6	ns
t <sub>PLZ</sub>			3.3	5	6.7	3.3	7.2	3.3	7.1	
t <sub>PZH</sub>	GAB	B	4.1	7.2	10.1	4.1	12.2	4.1	11.3	ns
t <sub>PZL</sub>			4.6	7.9	11.1	4.6	13.2	4.6	12.3	
t <sub>PHZ</sub>	GAB	B	3.9	5.6	7.3	3.9	7.8	3.9	7.6	ns
t <sub>PLZ</sub>			3.4	5.2	6.8	3.4	7.4	3.4	7.2	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.  
NOTE 2 Load circuits and voltage waveforms are shown in Section 1.

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Outputs enabled	14	
	Outputs disabled		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

2 46

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265