

**Bt460**

**Brooktree®**

---

## Internal Registers (continued)

T-51-09-08

### *Revision Register (Revision B only)*

This 8-bit register is a read-only register, specifying the revision of the Bt459. The four most significant bits signify

---


# SN54LS668, SN74LS668 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

logic diagram (positive logic)

SN54LS668, SN74LS668, DECADE COUNTERS

2

TTL Devices




Pin numbers shown are for D, J, N, and W packages.

**SN54LS669, SN74LS669  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS**

logic diagram (positive logic) (continued)

**SN54LS669, SN74LS669, BINARY COUNTERS**



Pin numbers shown are for D, J, N, and W packages.

2

TTL Devices

# SN54LS668, SN74LS668 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS


## 'LS668 DECADE COUNTERS

logic symbol<sup>†</sup>

### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

2

TTL Devices



**SN54LS669, SN74LS669  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS**


**'LS669 BINARY COUNTERS**

**typical load, count, and inhibit sequences**

Illustrated below is the following sequence:


1. Load (preset) to binary thirteen
2. Count up to fourteen, fifteen (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen

**logic symbol†**



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.



**2**


**TTL Devices**

# SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

## schematics of inputs and outputs

2

TTL Devices



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V	7 V
Input voltage	-55°C to 125°C	0°C to 70°C
Operating free-air temperature range: SN54LS668, SN54LS669 SN74LS668, SN74LS669	-65°C to 150°C	
Storage temperature range	-65°C to 150°C	

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	SN54LS668 SN54LS669			SN74LS668 SN74LS669			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu\text{A}$
Low-level output current, $I_{OL}$			4			8	$\text{mA}$
Clock frequency, $f_{clock}$			0	25	0	25	MHz
Width of clock pulse, $t_{W(clock)}$ (high or low) (see Figure 1)			20			20	ns
Setup time, $t_{SU}$ (see Figure 1)	Data inputs A, B, C, D	25		25			ns
	$\bar{ENP}$ or $\bar{ENT}$	40		40			
	LOAD	30		30			
	U/D	45		45			
Hold time at any input with respect to clock, $t_h$ (see Figure 1)		0		0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

# SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS668 SN54LS669			SN74LS668 SN74LS669			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage			0.7			0.8		V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = -400 μA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>OL</sub> = 4 mA	0.25	0.4	0.25	0.4		V
I <sub>I</sub> Input current	A, B, C, D, P, U/D		0.1		0.1			
I <sub>I</sub> at maximum input voltage	Clock, T̄	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V		0.1		0.1		mA
	LOAD		0.2		0.2			
I <sub>IH</sub> High-level input current	A, B, C, D, P, U/D		20		20			
I <sub>IH</sub>	Clock, T̄	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		20		20		μA
	LOAD		40		40			
I <sub>IL</sub> Low-level input current	A, B, C, D, P, U/D		-0.4		-0.4			
I <sub>IL</sub>	Clock, T̄	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-0.4		-0.4		mA
	LOAD		-0.8		-0.8			
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX		-20	-100	-20	-100		mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 2		20	34	20	34		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Figures 2 and 3	25	32		MHz
t <sub>PLH</sub>	CLK	RCO			26	40	
t <sub>PHL</sub>				40	60		ns
t <sub>PLH</sub>	CLK	Any			18	27	
t <sub>PHL</sub>		Q		18	27		ns
t <sub>PLH</sub>	ENT	RCO		11	17		
t <sub>PHL</sub>				29	45		ns
t <sub>PLH</sub> <sup>#</sup>	U/D	RCO			22	35	
t <sub>PHL</sub> <sup>#</sup>				26	40		ns

<sup>¶</sup>f<sub>max</sub> = Maximum clock frequency.

t<sub>PLH</sub> = propagation delay time, low-to-high-level output.

t<sub>PHL</sub> = propagation delay time, high-to-low-level output.

# Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.

# SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

2

TTL Devices

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1—PULSE WIDTHS, SETUP TIMES, HOLD TIMES





FIGURE 2—PROPAGATION DELAY TIMES TO CARRY OUTPUT

# SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

## PARAMETER MEASUREMENT INFORMATION



2

TTL Devices

### UP-COUNT VOLTAGE WAVEFORMS

- NOTES:**
- A. The input pulses are supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ ,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns. Vary PRR to measure  $f_{max}$ .
  - B. Outputs  $Q_D$  and carry are tested at  $t_{n+10}$  for the 'LS668, and at  $t_{n+16}$  for the 'LS669, where  $t_n$  is the bit-time when all outputs are low.
  - C.  $V_{ref} = 1.3$  V.

**FIGURE 3—PROPAGATION DELAY TIMES FROM CLOCK**