DZ PACKAGE

SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

DGE PACKAGE

This data sheet is applicable to TMS45165/Ps symbolized with Revision "	all 'B"
and subsequent revisions as described	on
page 4-134.	

- Organization . . . 262 144 x 16
- Single 5-V Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	WRITE
	TRAC	tCAC	taa	CYCLE
	MAX	MAX	Max	MIN
'45165/P-70	70 ns	20 ns	35 ns	130 ns
'45165/P-80	80 ns	20 ns	40 ns	150 ns
'45165/P-10	100 ns	25 ns	45 ns	180 ns
			387	AI.

- Enhanced Page Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
 512-Cycle Refresh in 8 ms (Max)
 64 ms for Low Power With Self-Refresh
 Version (TMS45165P)
- 3-State Unlatched Output
- Lower Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All inputs, Outputs and Clocks are TTL Compatible
- High-Reliability Plastic 40-Lead 400-Mil-Wide Surface Mount (SOJ) Package, and 40/44-Lead Thin Small Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low-Power With Self-Refresh
- Upper and Lower Byte Control During Write Operations

	OP VIEW)			(TOP VIEW)	
VCC 1 1 D001 2 D01 3 D02 4 D03 5 VCC 6 D04 7 D05 8 D06 9 D07 1 10 NC 111 LWC 12 UWC 12 RASC 11 A0 11 A2 11 A3 11 VCC 2	390 380 371 363 341 330 330 2 29 3 28 4 27 5 26 6 25 7 24 8 23 9 22	Vss DQ15 DQ14 DQ13 DQ12 Vss DQ11 DQ10 DQ9 DQ8 NC DG5 DG6 DA6 DA6 DA6 DA6 DA6 DA6 DA6 DA6 DA6 DA	VCCI DQ01 DQ11 DQ21 DQ31 VCCI DQ51 DQ51 DQ71 NCI WCI A01 A21 A31 VCCI	2 43 3 42 4 41 5 40 6 39 7 38 8 37 9 36 10 35 11 33 14 33 14 33 15 30 16 29 17 20 18 20 20 20 21 22	VSS D DQ15 D DQ14 D DQ13 D DQ12 D VSS D DQ11 D DQ10 D DQ9 D DQ8 D DQ9 D DQ8 D DQ9 D DQ8 D DQ8 DQ8 DQ8 DQ8 DQ8 DQ8 DQ8 DQ8 DQ8 DQ8

PIN NOMENCLATURE					
A0-A8	Address Inputs				
CAS	Column Address Strobe				
DQ0-DQ15	Data In/Data Out				
Ū₩	Lower Write Enable				
NC	No Internal Connection				
ŌĒ	Output Enable				
RAS	Row Address Strobe				
UW	Upper Write Enable				
Vcc	5-V Supply				
Ves	Ground				
- 33					

description

The TMS45165 series are high-speed, 4194304-bit dynamic random access memories organized as 262144 words of sixteen bits each.

The TMS45165P series are high-speed, low-power with self-refresh, 4194304-bit dynamic random-access memories organized as 262144 words by sixteen bits each.

They employ state-of-the-art enhanced performance implanted CMOS (EPIC[™]) technology for high performance, reliability, and low power at low cost. These devices feature maximum RAS access times of 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 660 mW operating and 11 mW standby on 100 ns devices.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.

Copyright © 1995, Texas Instruments Incorporated



SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

description (continued)

The TMS45165 and TMS45165P are each offered in a 40-lead plastic surface mount SOJ (DZ suffix) package, and a 40/44-lead plastic surface mount TSOP (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

operation

enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that can be accessed is determined by the maximum \overline{RAS} low time and the \overline{CAS} page-mode cycle time used. With minimum \overline{CAS} page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening \overline{RAS} cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in these devices are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the TMS45165 and TMS45165P to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after t_{RAH} (row address hold time) has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{CAS} low) if t_{AA} max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of t_{CAC} or t_{CPA} (access time from rising edge of the last \overline{CAS}).

address (A0-A8)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (\$\overline{RAS}\$). Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe (\$\overline{CAS}\$). All addresses must be stable on or before the falling edge of \$\overline{RAS}\$ and \$\overline{CAS}\$. \$\overline{RAS}\$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. In the TMS45165 and TMS45165P \$\overline{CAS}\$ is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers.

write enable (UW, LW)

The read or write mode is selected through the upper or lower write-enable $(\overline{UW}, \overline{LW})$ input. \overline{LW} controls DQ0-DQ7, and \overline{UW} controls DQ8-DQ15. A logic high on the \overline{UW} and \overline{LW} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{UW} or \overline{LW} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation with \overline{OE} grounded.

NOTE: Either \overline{UW} or \overline{LW} can be brought low in a given write cycle and only eight data bits are written into. The user can bring both \overline{UW} and \overline{LW} low at the same time and all 16 data bits are written into.

data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} , \overline{UW} , or \overline{LW} strobes data into the on-chip data latch. In an early write cycle, \overline{UW} or \overline{LW} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} is already low, the data is strobed in by \overline{UW} or \overline{LW} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to high-impedance prior to impressing data on the I/O lines. The \overline{LW} pin controls DQ0-DQ7. The \overline{UW} pin controls DQ0-DQ7.



SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

data out (DQ0-DQ15)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS and OE are brought low. In a read cycle the output becomes valid after the access time interval to access time inter that begins with the negative transition of $\overline{\text{CAS}}$ as long as t_{RAC} and t_{AA} are satisfied.

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. When $\overline{\text{OE}}$ is high, the buffers remain in the high-impedance state. Bringing OE low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both RAS and CAS to be brought low for the output buffers to go into the low-impedance state, they remain in the low-impedance state until either OE or CAS is brought high.

RAS-only refresh

A refresh operation must be performed at least once every eight milliseconds (64 ms for TMS45165P) to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle.

CAS-before-RAS refresh (CBR)

CBR refresh is utilized by bringing CAS low earlier than RAS (see parameter tosh) and holding it low after RAS falls (see parameter t_{CHR}). For successive CBR refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300 µA refresh current is available on the TMS45165P. Data integrity is maintained using CBR refresh with a period of 125 µs holding RAS low for less than 1 µs. To minimize current consumption, all input levels must be at CMOS levels (VIL ≤ 0.2 V, VIH ≥ $V_{CC} - 0.2 V$).

self-refresh (TMS45165P)


The self-refresh mode is entered by dropping CAS low prior to RAS going low. Then CAS and RAS are both held low for a minimum of 100 µs. The chip is then refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both RAS and CAS are brought high to satisfy tous.

power up

To achieve proper device operation, an initial pause of 200 µs followed by a minimum of eight RAS cycles is required after power-up to the full V_{CC} level.



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown correspond to the DZ package.




4-118

ADVANCE INFORMATION

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0084987 353



absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †

Solute maximum ratings of the state of	
Supply voltage range on any pin (see Note 1)	-1 V to 7 V
Supply voltage range on VCC	50 mA
and the second contract of the second contrac	
Operating free-air temperature range Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

60011	milonaea eporamig	MIN	NOM	MAX	UNIT
	A discount of the second of th	4.5	5	5.5	٧
Vcc	Supply voltage		0		٧
Vss	Supply voltage	2.4		6.5	٧
VIН	High-level input voltage			0.8	
VIL	Low-level input voltage (see Note 2)				÷
TA	Operating free-air temperature			70	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	TEST CONDITIONS		5-70 5P-70	'45165-80 '45165P-80		'45165-10 '45165P-10		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	ONI
∨он	High-level output voltage	IOH = - 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4		0.4		0.4	· v
lı .	Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 V to All other pins = 0 V to V _{CC}	6.5 V,		± 10		± 10		± 10	μΑ
ю	Output current (leakage)	$\frac{\text{VCC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{VO} = 0 \text{ V} \text{ I}$	o VCC,		± 10		± 10		± 10	μА
lcc1 [†]	Read or write cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum c	CC = 5.5 V, Minimum cycle		160		140		120	mA
lCC2	Standby current	V _{IH} = 2.4 V (TTL) After 1 memory cycle, RAS and CAS high			2		2		2	mA
.002	Claimby Current	V _{IH} = V _{CC} - 0.2 V (CMOS) After 1 memory cycle,	'45165		1		1		1	mA
		RAS and CAS high '45165P			200		200		200	μА
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum c (RAS only), RAS cyclin CAS high (CBR only) RAS low after CAS low			160		140		120	mA
lcc4 [†]	Average page current (see Note 4)	V _{CC} = 5.5 V, t _{PC} = mining GAS low, CAS cycling	num,		160		140		120	mA
CC5 [‡]	Battery backup operating current (equivalent refresh time Is 64 ms) (CBR only)	t _{RC} = 125 μs, t _{RAS} ≤ 1 μs V _{CC} − 0.2 V ≤ V _{IH} ≤ 6.5 V, 0 V ≤ V _{IL} ≤ 0.2 V, <u>UW</u> , <u>LW</u> and Address and data stable	,		300		300		300	μА
CC6 ^{†‡}		CAS < 0.2 V, RAS < 0.2 \ Measured after tRASS minimu	/, m		200		200	<u></u>	200	μА

[†] Measured with outputs open

NOTES: 3. Measured with a maximum of one address change while RAS = VIL

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}$ (see Note 5)

	PARAMETER	MIN MAX	UNIT
C _{i(A)}	Input capacitance, A0-A8	mil max	
C _{i(OE)}	Input capacitance, OE	5	pF
Ci(RC)	Input capacitance, CAS and RAS	7	pF
C _{i(W)}	Input capacitance, W	7	pF
CO	Output capacitance	7	pF
	Voo = 5 V + 0.5 V and the bise and	7	рF

NOTE 5: VCC = $5 \text{ V} \pm 0.5 \text{ V}$ and the bias on pins under test is 0 V.



For TMS45165P only

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'45165-70 '46165P-70		5-80 5P-80	'45165-10 '46165P-10		UNIT
l	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	
†CAC	Access time from CAS low		20		20		25	ns
taa	Access time from column address		35		40		45	ns
tRAC	Access time from RAS low		70		80		100	ns
¹ OEA	Access time from OE low		20		20		25	ns
¹ CPA	Access time from column precharge		40		45		50	ns
tCLZ	CAS low to output in the low-impedance state	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	20	0	20	0	25	ns
tOEZ	Output disable time after OE high (see Note 6)	0	20	0	20	0	25	ns

NOTE 6: tOFF and tOEZ are specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

-	PARAMETER Only time road (see Note 8)		55-70 55P-70	'4516 '4516	55-80 55P-80	'4516 '4516	5-10 5-10	UNIT
			MAX	MIN	MAX	MIN	MAX	
¹RC	Cycle time, read (see Note 8)	130		150		180		ns
twc	Cycle time, write	130		150		180		ns
tRWC	Cycle time, read-modify-write	185		205		245		ns
tPC	Cycle time, page-mode read or write (see Note 9)	45		50		55		ns
tPRWC	Cycle time, page-mode read-modify-write	90		105		120		ns
^t RASP	Pulse duration, page mode, RAS low (see Note 11)	70	100 000	80	100 000	100	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low (see Note 11)	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	20	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	50		60		70		ns
twp	Pulse duration, write	15		15		20		ns
TASC	Setup time, column address before CAS low	0		0		0		ns
	Setup time, row address before RAS low	0		0		0		ns
tasR_	Setup time, data before xW low (see Note12)	0		0		0		ns
tos	Setup time, read before CAS low	0		0		0		ns
tRCS	Setup time, xW low before CAS high	20		20		25		ns
town	Setup time, xW low before RAS high	20		20		25		ns
twcs	Setup time, xW low before CAS low (early-write operation only)	0		0		0		ns

NOTES: 7. Timing measurements are referenced to V_{IL} max and V_{IH} min.

8. All cycle times assume $t_T = 5$ ns.

9. tpC > tCP min + tCAS min + 2tT.

10. In a read-modify-write cycle, town and town must be observed. Depending on the user's transition times, this can require additional CAS low time (tCAS).

11. In a read-modify-write cycle, tRWD and tRWL must be observed. Depending on the user's transition times, this can require additional RAS low time (t_{RAS}).

12. Later of CAS or xW in write operations



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7) (concluded)

LCAH Hold time, column address after CAS low (see Note 12) 15 15 20	PARAMETER		'45165-70 '45165P-70			'45165-10 '45165P-10		UNIT	
DHR		MIN	MAX	MIN	MAX	MIN	MAX	1	
IDH Hold time, data after CAS low (see Note 12) 15 15 20 LAR Hold time, column address after RAS low (see Note 13) 35 35 45 IRAH Hold time, row address after RAS low 10 10 15 IRAH Hold time, row address after RAS low 10 0 0 0 IRAH Hold time, read after RAS high (see Note 14) 0 0 0 0 IRAH Hold time, read after RAS low (see Note 14) 0 0 0 0 WCR Hold time, read after RAS low (see Note 14) 0 0 0 0 WCR Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, write after RAS low (see Note 15) 65 70 80 LOEH		15		15		20		ns	
tAR Hold time, column address after RAS low (see Note 13) 35 35 45 tRAH Hold time, row address after RAS low 10 10 15 IRCH Hold time, read after CAS high (see Note 14) 0 0 0 URCH Hold time, write after CAS low (early-write operation only) 15 15 20 WCH Hold time, write after CAS low (early-write operation only) 15 15 20 WCH Hold time, write after CAS low (early-write operation only) 15 15 20 WCH Hold time, write after CAS low (early-write operation only) 15 15 20 WCH Hold time, write after CAS low (early-write operation only) 15 15 20 WCH Hold time, write after CAS low (early-write operation only) 15 15 20 WCH Hold time, write after CAS low (early-write operation only) 15 15 20 20 UCH Delay time, CAS low to CAS low (see Note 15) 65 70 80 10 UCH Delay time, CAS low to CAS high to FAS low 10		35		35		45		ns	
RAH Hold time, row address after RAS low 10 15 IRCH Hold time, read after CAS high (see Note 14) 0 0 0 IRRH Hold time, read after RAS high (see Note 14) 0 0 0 IWCH Hold time, write after RAS low (see Note 13) 35 35 45 IWCH Hold time, write after RAS low (see Note 13) 35 35 45 IOEH Hold time, write after RAS low (see Note 13) 20 20 25 LOEH Hold time, write after RAS low (see Note 15) 65 70 80 IOEH Hold time, COLumn address to XW low (see Note 15) 65 70 80 ICHR Delay time, CAS high to RAS low 0 0 0 0 ICHR Delay time, CAS high to RAS low CAS high 70 80 100 ICSH Delay time, CAS low to RAS low (CBR refresh only) 10 10 10 10 ICWD Delay time, CAS low to RAS low (CBR refresh only) 10 10 10 10 10 10		15		15		20		ns	
IRCH Hold time, read after CAS high (see Note 14) 0 0 0 IRRH Hold time, read after RAS high (see Note 14) 0 0 0 IWCH Hold time, write after CAS low (early-write operation only) 15 15 20 IWCR Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, oil command 20 20 20 LOEH Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, write after RAS low (see Note 15) 65 70 80 LOEH Hold time, write after RAS low (see Note 15) 65 70 80 LOEH Hold time, write after RAS low to CAS high to CAS high (CBR refresh only) 15 20 20 LCH Delay time, CAS high to RAS low to CAS high 70 80 100 10 10 10 10 10 10 10 10 10 10 10 10	Hold time, column address after RAS low (see Note 13)	35		35	*	45		ns	
RRH		10		10		15		ns	
WCH Hold time, write after CAS low (early-write operation only) 15 15 20 WCR Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, OE command 20 20 25 LAWD Delay time, column address to XW low (see Note 15) 65 70 80 LCHR Delay time, CAS in to to CAS high (CBR refresh only) 15 20 20 LCHR Delay time, CAS high to RAS low 0 0 0 0 LCRP Delay time, CAS low to CAS high 70 80 100 LCSH Delay time, CAS low to TAS low (CBR refresh only) 10 10 10 LCND Delay time, CAS low to XW low (see Note 16) 50 50 60 LCDED Delay time, CAS low to TAS high 10 10 10 10 LPAD Delay time, CAS low to CAS high 10 10 10 10 LPAD Delay time, CAS low to CAS high 35 40 45 LPAD Delay time, CAS low to CAS low (see Note 16)		0		0		0		ns	
WCR Hold time, write after RAS low (see Note 13) 35 35 45 LOEH Hold time, OE command 20 20 25 tAWD Delay time, column address to XW low (see Note 15) 65 70 80 LCHR Delay time, Colourn address to XW low (see Note 15) 65 70 80 LCHR Delay time, CAS low to CAS high (CBR refresh only) 15 20 20 LCRP Delay time, CAS low to CAS high 70 80 100 LCSH Delay time, CAS low to CAS low (CBR refresh only) 10 10 10 LCWD Delay time, CAS low to XW low (see Note 16) 50 50 60 LCWD Delay time, OE low to RAS high 10 10 10 10 LCWD Delay time, OE low to RAS high 10 10 10 10 LCHD Delay time, OE low to RAS high 10 10 10 10 LCAL Delay time, CAS low to CAS low (see Note 16) 15 35 15 40 20 55 LC		0		0		0		ns	
MCR Hold time, write after RAS low (see Note 13) 35 35 45		15		15		20		ns	
TOEH Hold time, OE command 20 20 25	Hold time, write after RAS low (see Note 13)	35		35				ns	
tAWD Delay time, column address to XW low (see Note 15) 65 70 80 tCHR Delay time, RAS low to CAS high (CBR refresh only) 15 20 20 tCRP Delay time, CAS high to RAS low 0 0 0 0 tCSH Delay time, RAS low to CAS high 70 80 100 10 tCSR Delay time, CAS low to XW low (CBR refresh only) 10 10 10 10 tCWD Delay time, CAS low to XW low (See Note 16) 50 50 60 60 tCDED Delay time, OE high before data at DQ 20 20 25 25 tROH Delay time, OE low to RAS high 10 10 10 10 tRAD Delay time, OE low to RAS high 10 10 10 10 tRAD Delay time, column address to RAS high 35 40 45 14 tCAL Delay time, column address to CAS high 35 40 45 14 tCAL Delay time, column address to CAS high 35 40		20		20				ns	
tCHR Delay time, RAS low to CAS high (CBR refresh only) 15 20 20 tCRP Delay time, CAS high to RAS low 0 0 0 0 tCSH Delay time, RAS low to CAS high 70 80 100 tCSR Delay time, CAS low to RAS low (CBR refresh only) 10 10 10 tCWD Delay time, CAS low to XW low (see Note 16) 50 50 60 tCWD Delay time, CAS low to XW low (see Note 16) 50 50 60 tDED Delay time, CAS low to RAS high 10 10 10 10 tROD Delay time, OE low to RAS high 10 10 10 10 tRAD Delay time, OE low to CAS low to column address (see Note 16) 15 35 15 40 20 55 tRAD Delay time, column address to RAS high 35 40 45 45 45 45 45 45 45 45 46 45 46 45 46 45 46 45 46 46	Delay time, column address to xW low (see Note 15)	65		70				ns	
CRP	Delay time, RAS low to CAS high (CBR refresh only)	15	*	20				ns	
Delay time, RAS low to CAS high 70	Delay time, CAS high to RAS low	0		0			$\neg \neg$	ns	
Delay time, CAS low to RAS low (CBR refresh only) 10		70		80				ns	
tCWD Delay time, CAS low to xW low (see Note 16) 50 50 60 tOED Delay time, OE high before data at DQ 20 20 25 tROH Delay time, OE low to RAS high 10 10 10 tRAD Delay time, RAS low to column address (see Note 16) 15 35 15 40 20 55 tRAL Delay time, column address to RAS high 35 40 45 45 45 45 45 45 45 45 45 45 45 46 45 45 45 45 46 45 45 46 45 45 46 45 46 45 46 45 46 45 46 45 46 45 46 45 46 45 46 45 46 45 46 46 46 46 46 46 46 46 46 46 46 46 46 46 46 46 46 46 46	Delay time, CAS low to RAS low (CBR refresh only)	10						ns	
tOED Delay time, OE high before data at DQ 20 25 tROH Delay time, OE low to RAS high 10 10 10 tRAD Delay time, RAS low to column address (see Note 16) 15 35 15 40 20 55 tRAL Delay time, column address to RAS high 35 40 45 45 45 45 45 45 45 45 46 45 45 46 45 46 45 45 46 45 46 45 46 45 40 45 45 40 45 45 40 45 45 45 40 45 40 45 40 45 44 45 40 45 40 45 40 45 40 45 40 45 40 45 40 45 40 45 40 45 40 45 40 45 40 45 40 48 40 48 40 48		50			$\neg \neg$			ns	
tROH Delay time, OE low to RAS high 10 10 10 tRAD Delay time, RAS low to column address (see Note 16) 15 35 15 40 20 55 tRAL Delay time, column address to RAS high 35 40 45 45 45 45 45 45 45 45 46 45 45 46 45 46 45 46 45 46 45 40 45 45 40 45 45 40 40 45 40 45 40 48 40 45 40 45 40 <td>Delay time, OE high before data at DQ</td> <td>20</td> <td></td> <td>20</td> <td></td> <td></td> <td></td> <td>ns</td>	Delay time, OE high before data at DQ	20		20				ns	
tRAD Delay time, RAS low to column address (see Note 16) 15 35 15 40 20 55 tRAL Delay time, column address to RAS high 35 40 45 tCAL Delay time, column address to CAS high 35 40 45 tRCD Delay time, RAS low to CAS low (see Note 16) 20 50 20 60 25 75 tRPC Delay time, RAS high to CAS low (CBR refresh only) 0 0 0 0 tRSH Delay time, CAS iow to RAS high 20 20 25 25 tRWD Delay time, RAS low to xW low (see Note 15) 100 110 135 CPR CAS precharge before self refresh 0 0 0 0 RPS RAS precharge after self refresh 130 150 180 RRAS Self-refresh entry from RAS low 100 100 100 RREF Refresh time interval (TMS45165 only) 8 8 8 RREF Refresh time interval, low power (TMS45165P only) 64 6	Delay time, OE low to RAS high	10					-+	ns	
tRAL Delay time, column address to RAS high 35 40 45 tCAL Delay time, column address to CAS high 35 40 45 tRCD Delay time, RAS low to CAS low (see Note 16) 20 50 20 60 25 75 tRPC Delay time, RAS high to CAS low (CBR refresh only) 0 0 0 0 0 tRSH Delay time, CAS low to RAS high 20 20 25 25 tRWD Delay time, RAS low to xW low (see Note 15) 100 110 135 CCPR CAS precharge before self refresh 0 0 0 RPS RAS precharge after self refresh 130 150 180 RRSS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CHS CAS low hold time after RAS high -50 -50 -50	Delay time, RAS low to column address (see Note 16)		35		40		- 55	ns	
tCAL Delay time, column address to CAS high 35 40 45 tRCD Delay time, RAS low to CAS low (see Note 16) 20 50 20 60 25 75 tRPC Delay time, RAS high to CAS low (CBR refresh only) 0 0 0 0 0 tRSH Delay time, CAS low to RAS high 20 20 25 25 tRWD Delay time, RAS low to xW low (see Note 15) 100 110 135 CCPR CAS precharge before self refresh 0 0 0 RPS RAS precharge after self refresh 130 150 180 RASS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CAS low hold time after RAS high -50 -50 -50	Delay time, column address to RAS high	35			—"┤		-33	ns	
tRCD Delay time, RAS low to CAS low (see Note 16) 20 50 20 60 25 75 tRPC Delay time, RAS high to CAS low (CBR refresh only) 0 0 0 0 0 tRSH Delay time, CAS low to RAS high 20 20 25 25 25 tRWD Delay time, RAS low to xW low (see Note 15) 100 110 135 135 ICPR CAS precharge before self refresh 0 0 0 0 RPS RAS precharge after self refresh 130 150 180 RASS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CAS low hold time after RAS high -50 -50 -50	Delay time, column address to CAS high				\dashv			ns	
Delay time, RAS high to CAS low (CBR refresh only)	Delay time, RAS low to CAS low (see Note 16)	20	50		60		75	ns	
RSH Delay time, CAS low to RAS high 20 20 25 RWD Delay time, RAS low to xW low (see Note 15) 100 110 135 CPR CAS precharge before self refresh 0 0 0 RPS RAS precharge after self refresh 130 150 180 RASS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CAS low hold time after RAS high -50 -50 -50	Delay time, RAS high to CAS low (CBR refresh only)						-~-	ns	
RWD Delay time, RAS low to xW low (see Note 15) 100 110 135 CPR CAS precharge before self refresh 0 0 0 0 RPS RAS precharge after self refresh 130 150 180 RASS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CHS CAS low hold time after RAS high -50 -50 -50	Delay time, CAS low to RAS high	20						ns	
CPR CAS precharge before self refresh 0 0 0 RPS RAS precharge after self refresh 130 150 180 RASS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CHS CAS low hold time after RAS high -50 -50 -50	Delay time, RAS low to xW low (see Note 15)	100			-+			ns	
RAS PRAS precharge after self refresh 130 150 180 RASS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CHS CAS low hold time after RAS high -50 -50 -50					 -		-+		
RASS Self-refresh entry from RAS low 100 100 100 REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CHS CAS low hold time after RAS high -50 -50 -50	RAS precharge after self refresh	130					-	ns	
REF Refresh time interval (TMS45165 only) 8 8 8 REF Refresh time interval, low power (TMS45165P only) 64 64 64 CHS CAS low hold time after RAS high -50 -50 -50								ns	
REF Refresh time interval, low power (TMS45165P only) 64 64 64 CHS CAS low hold time after RAS high -50 -50 -50			 	100	 +	100		μs	
CHS CAS low hold time after RAS high -50 -50 -50		 	<u> </u>					ms	
1 1 00 1 -30 1		-50	-~	50	-		-04	ms	
Transition time	Transition time	+	50					ns ns	
		Hold time, column address after CAS low (see Note 12) Hold time, data after RAS low (see Note 13) Hold time, data after CAS low (see Note 12) Hold time, column address after RAS low (see Note 13) Hold time, row address after RAS low Hold time, read after CAS high (see Note 14) Hold time, read after RAS high (see Note 14) Hold time, read after RAS low (see Note 14) Hold time, write after CAS low (see Note 13) Hold time, write after RAS low (see Note 13) Hold time, write after RAS low (see Note 13) Hold time, OE command Delay time, column address to XW low (see Note 15) Delay time, RAS low to CAS high (CBR refresh only) Delay time, CAS high to RAS low Delay time, CAS low to RAS low (CBR refresh only) Delay time, CAS low to XW low (see Note 16) Delay time, OE low to RAS high Delay time, OE low to RAS high Delay time, column address to RAS high Delay time, column address to CAS high Delay time, column address to CAS high Delay time, column address to CAS high Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to RAS low (column address (see Note 16) Delay time, CAS low to RAS high Delay time, RAS low to CAS low (column column col	Hold time, column address after CAS low (see Note 12) Hold time, data after RAS low (see Note 13) Hold time, data after CAS low (see Note 13) Hold time, data after CAS low (see Note 12) Hold time, column address after RAS low (see Note 13) Hold time, column address after RAS low Hold time, row address after RAS low Hold time, row address after RAS low Hold time, read after CAS high (see Note 14) Hold time, read after RAS high (see Note 14) Hold time, write after RAS low (see Note 14) Hold time, write after RAS low (see Note 13) Hold time, write after RAS low (see Note 13) Hold time, oE command Delay time, column address to XW low (see Note 15) Delay time, CAS low to CAS high (CBR refresh only) Delay time, CAS low to CAS high (CBR refresh only) Delay time, CAS low to RAS low (see Note 16) Delay time, CAS low to RAS low (see Note 16) Delay time, CAS low to RAS high Delay time, CAS low to RAS high Delay time, OE low to RAS high Delay time, OE low to RAS high Delay time, CAS low to CAS high Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to RAS high Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to CAS low (see Note 16) Delay time, CAS low to CAS low (see Note 15) Delay time, CAS low to CAS low (cBR refresh only) Oelay time, CAS low to RAS high Delay t	Hold time, column address after CAS low (see Note 12) Hold time, data after RAS low (see Note 13) Hold time, data after CAS low (see Note 13) Hold time, data after CAS low (see Note 12) Hold time, column address after RAS low (see Note 13) Hold time, column address after RAS low (see Note 13) Hold time, row address after RAS low Hold time, row address after RAS low Hold time, row address after RAS low Hold time, read after RAS low (see Note 14) Hold time, write after RAS low (see Note 14) Hold time, write after RAS low (see Note 13) Hold time, write after RAS low (see Note 13) Delay time, CaS low to CAS high (CBR refresh only) Delay time, CAS low to CAS high Delay time, CAS low to RAS low (CBR refresh only) Delay time, CAS low to RAS low (CBR refresh only) Delay time, CAS low to RAS low (CBR refresh only) Delay time, CAS low to RAS low (CBR refresh only) Delay time, CAS low to RAS low (CBR refresh only) Delay time, CAS low to RAS high Delay time, Column address to RAS high Delay time, Column address to RAS high Delay time, Column address to RAS high Delay time, CAS low to RAS low (see Note 16) Delay time, CAS low to RAS low (see Note 16) Delay time, RAS low to CAS low (see Note 16) Delay time, RAS low to RAS high Delay time interval, low power (TMS45165 Ponly) RAS low hold time after RAS high TAS low h	Y45165P-70	PARAMETER '45165P-70 '45165P-80 MIN MAX MIN MAX Hold time, column address after CAS low (see Note 12) 15 15 Hold time, data after CAS low (see Note 13) 35 35 Hold time, data after CAS low (see Note 12) 15 15 Hold time, column address after RAS low (see Note 13) 35 35 Hold time, row address after RAS low (see Note 14) 0 0 Hold time, read after CAS low (early-write operation only) 15 15 Hold time, write after RAS low (see Note 13) 35 35 Hold time, write after RAS low (see Note 13) 35 35 Hold time, occumnad 20 20 Delay time, Column address to XW low (see Note 15) 65 70 Delay time, Column address to XW low (see Note 15) 65 70 Delay time, RAS low to CAS high (CBR refresh only) 15 20 Delay time, CAS high to RAS low (CBR refresh only) 10 10 Delay time, CAS low to RAS high 10 10 Delay time, CAS low to RAS high 10 10	PARAMETER "45165P-70" "45165P-80" 45165P-80 45165P-80	PARAMETER	

NOTES: 7. Timing measurements are referenced to $V_{\parallel L}$ max and $V_{\parallel H}$ min.

12. Later of CAS or xW in write operations

13. The minimum value is measured when t_{RCD} is set to t_{RCD} min as a reference.

14. Either tRRH or tRCH must be satisfied for a read cycle.


15. Read-modify-write operation only

16. Maximum value specified only to assure access time.



TMS45165, TMS45165P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES SMHS165C - OCTOBER 1992 - REVISED JUNE 1995


PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.


Figure 1. Load Circuits for Timing Parameters





NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


Figure 2. Read-Cycle Timing



[†] Either UW or LW can be brought low and the user can write into eight DQ locations, or UW and LW can be brought low at the same time and all 16 DQ locations are written into.

Figure 3. Early-Write-Cycle Timing

[‡] All DQ pins remain in the high-impedance state for an early-write cycle.




† Either UW or LW can be brought low and the user can write into eight DQ locations, or UW and LW can be brought low at the same time and all 16 DQ locations are written into.

‡ All DQ pins remain in the high-impedance state while OE is high.

NOTE A: Later of CAS or xW in write operations.

Figure 4. Write-Cycle Timing






[†] Either UW or UW can be brought low and the user can write into eight DQ locations, or UW and UW can be brought low at the same time and all 16 DQ locations are written into.

Figure 5. Read-Modify-Write-Cycle Timing

[‡] All DQ pins remain in the high-impedance state for an early-write cycle.



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. Access time is tCPA or tAA dependent.

C. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

Figure 6. Enhanced Page-Mode Read-Cycle Timing


ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION tRP **TRASP** RAS tpc ^tCSH **tRSH t**RCD tCRP **tCAS** CAS **tCAL tASR tASC tRAL trah** - tCAH Don't Care Column Column Row A0-A8 **tRAD twc**R tcwL twp -Don't Care ūw ► tcwL tRWL -X Don't Care LW See Note A t_{DH} ^tDHR tps (see Note A) DQ8-DQ15 Don't Care Valid Data In OEH See Note B DQ0-DQ7 Valid in Don't Care Don't Care tOED ← toED - toen -▶ Don't Care Don't Care

NOTES: A. Later of CAS or xW in write operations.

B. A read-cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced Page-Mode Write-Cycle Timing



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

 A read- or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

C. Access time is tCPA or tAA dependent.

Figure 8. Enhanced Page-Mode Read-Modify-Write-Cycle Timing




Figure 9. RAS-Only Refresh-Cycle Timing





Figure 10. Hidden-Refresh-Cycle Timing

TMS45165, TMS45165P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES SMHS165C - OCTOBER 1992 - REVISED JUNE 1995



NOTE A: 512 CBR cycles must be used for CBR counter test.

Figure 11. Automatic-CBR-Refresh-Cycle Timing




Figure 12. Self-Refresh-Cycle Timing

device symbolization

