TMS44460, TMS44460P, TMS46460, TMS46460P 1048576-WORD BY 4-BIT

DYNAMIC RANDOM-ACCESS MEMORIES SMHSS64A - MARCH 1995 - REVISED JUNE 1995

- Organization . . . 1048576 × 4
- Single 5-V Power Supply for TMS44460/P (±10% Tolerance)
- Single 3.3-V Power Supply for TMS46460/P (±10% Tolerance)
- Low Power Dissipation (for TMS46460P)
 - 200-μA CMOS Standby
 - 200-uA Self Refresh
 - 300-µA Extended-Refresh Battery Backup
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac) (MAX)	(tcac) (MAX)	(t _{AA}) (MAX)	CYCLE (MIN)
'4x460/P-60	60 ns	15 ns	30 ns	110 ns
'4x460/P-70	70 ns	18 ns	35 ns	130 ns
'4x460/P-80	80 ns	20 ns	40 ns	150 ns

- Four Separate CASx Pins Provide for Separate I/O Operation
- Parity-Mode Operation
- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
 - 1024-Cycle Refresh in 16 ms
 - 128 ms (Max) Low-Power, Self-Refresh Version (TMS4x460P)
- 3-State Unlatched Output
- Texas Instruments EPIC[™] CMOS Process
- Operating Free-Air Temperature Range 0°C to 70°C

description

The TMS4x460 series are high-speed, 4194304-bit dynamic random-access memories, organized as 1048576 words of four bits each. The TMS4x400P series are high-speed, low-power, self-refresh with extended-refresh, 4194304-bit dynamic random-access memories, organized as 1048576 words of four bits each. Both series employ state-of-the-art enhanced performance implanted CMOS EPIC™ technology for high performance, reliability, and low power.

	PACKAGI OP VIEW)	Ē	DGA PACKAGE (TOP VIEW)						
DQ1	24 23 22	V _{SS} DQ4 DQ3 CAS4 CAS3	DQ1 DQ2 RAS CAS1 CAS2	2 3 4 5	26 V _{SS} 25 DQ4 24 DQ3 23 CAS4 22 DE 21 CAS3				
A2 1 A3 1		NC A8 A7 A6 A5 A4	A9	8 9 10 11 12	19 NC 18 A8 17 A7 16 A6 15 A5 14 A4				

PIN	NOMENCLATURE
A0-A9	Address inputs
CAST-CAS4	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
ŌĒ	Output Enable
RAS	Row-Address Strobe
Vcc	5-V or 3.3-V Supply
Vss	Ground
w	Write Enable

AVAILABLE OPTIONS

DEVICE	POWER SUPPLY	SELF-REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS44460	5 V	_	1024 in 16 ms
TMS44460P	5 V	YES	1024 in 128 ms
TMS46460	3.3 V		1024 in 16 ms
TMS46460P	3.3 V	YES	1024 in 128 ms

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notics.



Copyright © 1995, Texas Instruments Incorporated


SMHS564A - MARCH 1995 - REVISED JUNE 1995

description (continued)

Four separate CAS pins (CAS1-CAS4) provide for separate I/O operations, allowing this device to operate in parity mode. The TMS44460 also functions in enhanced page mode, similar to the TMS44400.

The TMS4x400 and TMS4x400P are offered in a 24/26-lead plastic small outline (TSOP) package (DGA suffix) and a 300-mil 24/26-lead plastic surface mount SOJ package (DJ suffix). Both packages are characterized for operation from 0°C to 70°C.

functional block diagram



operation

parity mode

Four CASx pins (CAS1 – CAS4) are provided to give independent control of the four data I/O pins (DQ1 – DQ4). For read or write cycles, the column addressed is latched on the first CASx falling edge. Each CASx pin going low enables its corresponding DQ pin with data coming from the column address latched on the first CASx falling edge. All address setup and hold parameters are referenced to the first CASx falling edge. The delay time from CASx low to valid data out (see parameter t_{CAC}) is measured from each individual CASx to its corresponding DQx pin.

To latch in a new column address, all four <u>CASx</u> pins must be brought high. The column precharge time (see parameter t_{CP}) is measured from the last <u>CASx</u> rising edge to the first <u>CASx</u> falling edge of the new cycle. In order for a column <u>address</u> to remain valid while toggling <u>CASx</u>, there exists a minimum setup time (t_{CLCH}) where at least one <u>CASx</u> must be brought low before all other <u>CASx</u> pins are taken high.

For early-write cycles, the data is latched on the first $\overline{\text{CASx}}$ falling edge. Only the DQs that have the corresponding $\overline{\text{CASx}}$ low are written into. Each $\overline{\text{CASx}}$ has to meet t_{CAS} minimum in order to ensure writing into the storage cell. To latch a new address and new data, all $\overline{\text{CASx}}$ pins must come high and meet t_{CP} .

This DQ independence allows the TMS4x460/P to provide four parity bits in memory designs that normally require the use of four 1-megabit x 1 DRAMs.



SMHS564A - MARCH 1995 - REVISED JUNE 1995

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CASx page-cycle time used. With minimum CASx page-cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CASx} is high. The falling edge of \overline{CASx} latches the column addresses. This feature allows the TMS4x400 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when \overline{CASx} transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CASx} . In this case, data is obtained after t_{CAC} max (access time from \overline{CASx} low) if t_{AA} max (access time from column address) has been satisfied. If column addresses for the next cycle are valid at the time \overline{CASx} goes high, access time for the next cycle is determined by the later occurrence of t_{CAC} or t_{CPA} (access time from rising edge of \overline{CASx}).

address (A0-A9)

Twenty address bits are required to decode 1 of 1 048576 storage-cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (\overline{RAS}) . The ten column-address bits are set up on A0 through A9 and latched onto the chip by the column-address strobe (\overline{CASx}) . All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CASx} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CASx} is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on \overline{W} selects the read mode and a logic low selects the write mode. \overline{W} can be driven from standard TTL circuits (TMS44460/P) or low-voltage TTL circuits (TMS46460/P) without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CASx} (early write), data out remain in the high-impedance state for the entire cycle, permitting a write operation independent of the state of \overline{OE} . This permits early-write operation to be completed with \overline{OE} grounded.

data in/out (DQ1-DQ4)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CASx} and \overline{OE} are brought low. In a read cycle, the output becomes valid after all access times are satisfied. The output remains valid while \overline{CASx} and \overline{OE} are low. \overline{CASx} or \overline{OE} going high returns it to a high-impedance state. This is accomplished by bringing \overline{OE} high prior to applying data, satisfying t_{OED} .

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. When $\overline{\text{OE}}$ is high, the buffers remain in the high-impedance state. Bringing $\overline{\text{OE}}$ low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CASx}}$ to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either $\overline{\text{OE}}$ or $\overline{\text{CASx}}$ is brought high.

refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x400P) to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CASx at the high (inactive) level,



SMHS564A - MARCH 1995 - REVISED JUNE 1995

refresh (continued)

conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a $\overline{\text{RAS}}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding $\overline{\text{CASx}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden-refresh cycle.

CASx-before-RAS refresh (CBR)

CBR refresh is utilized by bringing $\overline{\text{CASx}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CSR}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{CHR}). For successive CBR refresh cycles, $\overline{\text{CASx}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- μ A (TMS46460P) or 500- μ A (TMS44460P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125 μ s while holding RAS low for less than 1 μ s. To minimize current consumption, all input levels need to be at CMOS levels ($V_{IL} \le 0.2 \text{ V}$, $V_{IH} \ge V_{CC} - 0.2 \text{ V}$).

self refresh

The self-refresh mode is entered by dropping $\overline{\text{CASx}}$ low prior to $\overline{\text{RAS}}$ going low. $\overline{\text{CASx}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μs . The chip is then refreshed by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{CASx}}$ are brought high to satisfy t_{CHS}. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles must include at least one refresh (\overline{RAS} -only or CBR) cycle.

8961725 0084879 376 🖿



SMHS564A - MARCH 1995 - REVISED JUNE 1995

absolute maximum ratings over opera	ting free-air temperature range (unless otherwise noted)†
Supply voltage range, V _{CC} :	TMS44460, TMS44460P1 V to 7 V
Voltage range on any pin (see Note 1):	TMS46460, TMS46460P 0.5 V to 4.6 V TMS44460, TMS44460P 1 V to 7 V
	TMS46460, TMS46460P – 0.5 V to 4.6 V
Power dissipation	
Operating free-air temperature range, T	A

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		'44460/P				UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	ON
VCC	Supply voltage	4.5	5	5.5	3.0	3.3	3.6	V
VIH	High-level Input voltage	2.4		6.5	2.0		V _{CC} + 0.3	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	0		70	•℃

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



SMHS564A - MARCH 1995 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS44460/P

F	PARAMETER	TEST CONDITIONS		'44460 '44460		'44460 '44460		'44460-80 '44460P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	IOH = 5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4		0.4		0.4	٧
h	Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 All others = 0 V to V _{CC}	V to 6.5 V,		± 10		± 10		± 10	μА
o	Output current (leakage)	$\frac{V_{CC} = 5.5 \text{ V}}{\text{CASx}}$ high	V to V _{CC} ,		± 10		± 10		± 10	μА
ICC1	Read- or write- cycle current (see Note)	VCC = 5.5 V, Minimu	ım cycle		105		90	· · · · · · · · · · · · · · · · · · ·	80	mA
		After 1 memory cycle, RAS and CASx high, VIH = 2.4 V (TTL)			2		2		2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CASx high,	'44460		1		1		1	mA
		V _{IH} = V _{CC} - 0.2 V (CMOS)	'44460P		500		500		0.4 ± 10 80	μА
ICC3	Average refresh current (RAS only or CBR) (see Note 4)	VCC = 5.5 V, Minimu RAS cycling, CASx high (RAS only); RAS low after CASx low (m cycle, CBR)		105		90		80	mA
ICC4	Average page current (see Notes 4 and 5)	V _{CC} = 5.5 V, t _{PC} = m RAS low, CASx c	ninimum, sycling		90		80		70	mA
lcce†	Self-refresh current (see Note 4)	CASx< 0.2 V, RAS< 0 tRAS and tCAS > 1000 ms			500		500		500	μА
ICC7	Standby current, outputs enabled (see Note 4)	RAS = V _{IH} , CASx = Data out enabled	VIL		5		5		5	mA
lcc10 [†]	Battery-backup current (with CBR)	$t_{RC} = 125 \ \mu s, \qquad t_{RAS} \le V_{CC} - 0.2 \ V \le V_{IH} \le 6.5 \ V_{O} \ V \le V_{IL} \le 0.2 \ V, \ \overline{W} \ and \ \overline{0}$ Address and data stable	,		500		500		500	μΑ

† For TMS44460P only

NOTES: 3. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

5. Measured with a maximum of one address change while $\overline{CASx} = \overline{V_{IH}}$



SMHS564A - MARCH 1995 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS46460/P

PΔ	RAMETER	TEST CONDITIO	NS	'46460 '46460I		'46460- '46460F		'46460 - '46460 P		UNIT
		120 1 20 11		MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level	IOH = -2 mA (LVTTL)		2.4		2.4		2.4		٧
	output voltage	I _{OH} = - 100 μA (LVCMOS	5)	V _{CC} -0.2		V _{CC} -0.2	0.4	V _{CC} -0.2	0.4	
VoL	Low-level output	I _{OL} = 2 mA (LVTTL)		<u> </u>	0.4	<u> </u>			0.4	٧
- 02	voltage	I _{OL} = 100 μA (LVCMOS)		ļ	0.2		0,2		0.2	
ij	Input current (leakage)	V _{CC} = 3.6 V, V _I = 0 V All others = 0 V to V _{CC}	/ to 3.9 V,		± 10		± 10		± 10	μА
ю	Output current (leakage)	$\frac{V_{CC}}{CASx}$ high	V to VCC,		± 10		± 10		± 10	μА
ICC1	Read- or write- cycle current (see Note)	V _{CC} = 3.6 V, Minimu	m cycle		70		60		50	mA
	Standby current	After 1 memory cycle, RAS and CASx high, VIH = 2 V (LVTTL)			2		2		2	mA
ICC2		RAS and CASx high,			300		300		300	μA
		VIH = VCC - 0.2 V (LVCMOS)	'46460P		200		200		300 200	μА
lcc3	Average refresh current (RAS only or CBR) (see Note 4)	VCC = 3.6 V, Minimu RAS cycling, CASx high (RAS only); RAS low after CASx low (m cycle, CBR)		70		60		50	mA
ICC4	Average page current (see Notes 4 and 5)	VCC = 3.6 V, tpC = r RAS low, CASx c	ninimum, cycling		60		50		40	mA
ICC6 [†]	Self-refresh current (see Note 4)	CASx< 0.2 V, RAS< 01000 m	•		200		200		200	μΑ
ICC7	Standby current, outputs enabled (see Note 4)	RAS = V _{IH} , CASx : Data out enabled	= V _{II}		5		5		5	mA
ICC10 [†]	Battery-backup current (with CBR)	$t_{RC} = 125 \mu s$, $t_{RAS} \le V_{CC} - 0.2 V \le V_{IH} \le 3.9 V_{IL} \le 0.2 V$, \overline{W} and Address and data stable	V ,		300		300		300	μА

For TMS46460P only

NOTES: 4. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

5. Measured with a maximum of one address change while $\overline{CASx} = V_{IH}$



SMHS564A - MARCH 1995 - REVISED JUNE 1995

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN MAX	UNIT
C _{i(A)}	Input capacitance, A0-A9	5	pF
C _{i(RC)}	Input capacitance, CASx and RAS	7	pF
C _{i(OE)}	Input capacitance, OE	7	pF
C _{i(W)}	Input capacitance, W	7	pF
Co	Output capacitance	7	pF

NOTE 6: V_{CC} = 5 V ± .5 V for the TMS44460/P devices, V_{CC} = 3.3 V ± 0.3 V for the TMS46460/P devices, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'4x400 '4x400	'4x400-70 '4x400P-70		'4x400-80 '4x400P-80		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	1
^t AA	Access time from column address		30		35		40	ns
^t CAC	Access time from CASx low		15		18		20	ns
t _{CPA}	Access time from column precharge		35		40		45	ns
^t RAC	Access time from RAS low		60	***	70		80	ns
t _{OE} A	Access time from OE low		15		18		20	ns
tclz	CASx to output in low-impedance state	0		0		0		ns
tOFF	Output disable time after CASx high (see Note 7)	0	15	0	18	0	20	ns
^t OEZ	Output disable time after OE high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: tOFF and tOEZ are specified when the output is no longer driven.



SMHS564A - MARCH 1995 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			00-60 00P-60		00-70 00P-70		00-80 00P-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 8)	110		130		150		ns
tRWC	Cycle time, read-write (see Note 8)	155		181		205		ns
t _{PC}	Cycle time, page-mode read or write (see Notes 8 and 9)	40		45		50		ns
tPRWC	Cycle time, page-mode read-write (see Note 8)	85		96		105		ns
tRASP	Pulse duration, RAS low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
tras	Pulse duration, RAS low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
†RASS	Pulse duration, RAS low, self refresh		100		100		100	μs
tCAS	Pulse duration, CASx low (see Note 11)	10	10 000	18	10 000	20	10 000	ns
†CP	Pulse duration, CASx precharge time	10	,	10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tRPS	Precharge time after self refresh using RAS	110		130		150		ns
twp	Pulse duration, write	10		10		10		ns
tASC	Setup time, column address before CASx low	0		0		0		ns
tASR	Setup time, row address before RAS low	0		0		0		ns
tos	Setup time, data (see Note 12)	0		0		0	•	ns
tRCS	Setup time, W high before CASx low	0		0		0		ns
tcwL	Setup time, W low before CASx high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, \overline{W} low before $\overline{\text{CASx}}$ low (early-write operation only)	0		0		0		ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
tCAH	Hold time, column address after CASx low	10		15		15		ns
tDHR	Hold time, data after RAS low (see Note 13)	50		55		60		ns
^t DH	Hold time, data (see Note 12)	. 10		15		15		ns
tAR	Hold time, column address after RAS low (see Note 13)	50		55		60		ns
tCLCH	Hold time, CASx low to CASx high	5		5		5		ns
tRAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CASx high (see Note 14)	0		0		0		ns
tRRH	Hold time, W high after RAS high (see Note 14)	0		0		0		ns
twch	Hold time, W low after CASx low (early-write operation only)	10		15		15		ns
twcn	Hold time, W low after RAS low (see Note 13)	50		55		60		ns
tWHR	Hold time, W high (CBR refresh only)	10		10		10		ns
tCHS	Hold time, CASx low after RAS high (self refresh)	-50		- 50		- 50		ns
^t OEH	Hold time, OE command	15		18		20		ns

- NOTES: 8. All cycle times assume t_T = 5 ns.
 - 9. To assure tpc min, tASC should be ≥ tcp.
 - 10. In a read-write cycle, tRWD and tRWL must be observed.
 - 11. In a read-write cycle, town and town must be observed.
 - 12. Referenced to the later of CASx or W in write operations
 - 13. The minimum value is measured when tRCD is set to tRCD min as a reference.
 - 14. Either tRRH or tRCH must be satisfied for a read cycle.




SMHS564A - MARCH 1995 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4x460 '4x460		'4x460 '4x460		'4x460 '4x460		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	1
^t OED	Hold time, OE to data delay		15		18		20		ns
^t ROH	Hold time, RAS referenced to OE		10		10		10		ns
^t AWD	Delay time, column address to W low (read-write operation)	on only)	55		63		70		ns
[†] CHR	Delay time, RAS low to CASx high (CBR refresh only)		10		10		10		ns
tCRP	Delay time, CASx high to RAS low		0		0		0		ns
tcsH	Delay time, RAS low to CASx high		60		70		80		ns
tCSR	Delay time, CASx low to RAS low (CBR refresh only)		5		5		5		ns
tcwp	Delay time, CASx low to W low (read-write operation only	y)	40		46		50		ns
^t RAD	Delay time, RAS low to column address (see Note 15)	i	15	30	15	35	15	40	ns
tRAL.	Delay time, column address to RAS high		30		35		40		ns
[‡] CAL	Delay time, column address to CASx high		30		35		40		ns
tRCD	Delay time, RAS low to CASx low (see Note 15)		20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CASx low		0		0		0		ns
^t RSH	Delay time, CASx low to RAS high		15		18		20		ns
^t RWD	Delay time, RAS low to W low (read-write operation only)		85		98		110		ns
·],	1x460	···	16		16		16	ms
^t REF	Refresh time interval	1x460P		128		128		128	ms
ţΤ	Transition time		2	30	2	30	2	30	ns

NOTE 15: The maximum value is specified only to assure access time.

PARAMETER MEASUREMENT INFORMATION




DEVICE	Vcc (V)	R1 (Ω)	R2 (Ω)	V _{TH} (V)	R _L (Ω)
46460/P	3.3	1178	868	1.4	500
44460/P	5	828	295	1.31	218

Figure 1. Load Circuits for Timing Parameters



SMHS564A - MARCH 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first CASx going low, the parameter toLcH must be met.

B. tCAC is measured from CASx to its corresponding DQx.


C. Output can go from high-impedance to an invalid-data state prior to the specified access time.

D. CASx order is arbitrary.

Figure 2. Read-Cycle Timing (see Note D)







NOTES: A. To hold the address latched by the first CASx going low, the parameter t_{CLCH} must be met.


B. CASx order is arbitrary.

Figure 3. Early-Write-Cycle Timing (see Note B)



SMHS564A - MARCH 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first CASx going low, the parameter toloch must be met.

B. Referenced to the later of either the first CASx or W in write operations.

C. CASx order is arbitrary.

Figure 4. Write-Cycle Timing (see Note C)





NOTES: A. To hold the address latched by the first CASx going low, the parameter t_{CLCH} must be met.

B. tCAC is measured from CASx to its corresponding DQx.
 CASx order is arbitrary.

Don't Care

Figure 5. Read-Write/Read-Modify-Write-Cycle Timing (see Note C)

Valid Out

Don't Care



DQ1-DQ2


ADVANCE INFORMATION

TMS44460, TMS44460P, TMS46460, TMS46460P 1048576-WORD BY 4-BIT

DYNAMIC RANDOM-ACCESS MEMORIES

SMHS564A - MARCH 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION





NOTES: A. To hold the address latched by the first CASx going low, the parameter t_{CLCH} must be met.

- tCAC is measured from CASx to its corresponding DQx.
- Access time is tCPA or tAA dependent.
- D. Output can go from high-impedance to an invalid-data state prior to the specified access time.
- A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- F. CASx order is arbitrary.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing (see Notes E and F)







To hold the address latched by the first CASx going low, the parameter tCLCH must be met.

Referenced to the later of either the first CASx or W in write operations.

CASx order is arbitrary.


D. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first CASx going low, the parameter t_{CLCH} must be met.

B. tCAC is measured from CASx to its corresponding DQx.
 C. CASx order is arbitrary.

D. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write Cycle Timing



TMS44460, TMS44460P, TMS46460P 1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS564A - MARCH 1995 - REVISED JUNE 1995




Figure 9. RAS-Only Refresh-Cycle Timing

SMHS564A - MARCH 1995 - REVISED JUNE 1995






Figure 10. Automatic CBR Refresh-Cycle Timing




Figure 11. Self-Refresh-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




Figure 12. Hidden-Refresh-Cycle (Read) Timing

SMHS564A - MARCH 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION




Figure 13. Hidden-Refresh-Cycle (Write) Timing



TMS44460, TMS44460P, TMS46460, TMS46460P 1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS564A - MARCH 1995 - REVISED JUNE 1995

device symbolization (TMS44460 illustrated)

