SMHS565A - JULY 1996 - REVISED JANUARY 1997

•	Organization 262144 × 16 5-V Supply (±10% Tolerance)	DZ PACKAGE (TOP VIEW)	DGE PACKAGE (TOP VIEW)
•	Performance Ranges:	V <sub>CC</sub> (1 40) V <sub>SS</sub>	V <sub>CC</sub> (1 44) V <sub>SS</sub>
	ACCESS ACCESS ACCESS READ OR TIME TIME TIME WRITE WRITE TRAC CYCLE MAX MAX MAX MIN  '45169/P-50 50 ns 13 ns 25 ns 84 ns 15169/P-60 60 ns 15 ns 30 ns 110 ns	DQ0 ( 2 39) DQ15 DQ1 ( 3 38) DQ14 DQ2 ( 4 37) DQ13 DQ3 ( 5 36) DQ12 V <sub>CC</sub> ( 6 35) V <sub>SS</sub> DQ4 ( 7 34) DQ11	DQ0 1 2 431 DQ15 DQ1 1 3 421 DQ14 DQ2 1 4 411 DQ13 DQ3 1 5 401 DQ12 V <sub>CC</sub> 1 6 391 V <sub>SS</sub> DQ4 1 7 381 DQ11
•	Extended Data Out (EDO) Operation  CAS-Before-RAS (CBR) Refresh	DQ5 [ 8 33] DQ10 DQ6 [ 9 32] DQ9 DQ7 [ 10 31] DQ8	DQ5 1 8 37 DQ10 DQ6 1 9 36 DQ9 DQ7 1 10 35 DQ8
•	Long Refresh Period  - 512-Cycle Refresh in 8 ms (Max)  - 64 ms Max for Low-Power Version With Self Refresh (TMS45169P)	NC ( 11 30) NC NC ( 12 29) LCAS W ( 13 28) UCAS RAS ( 14 27) OE NC ( 15 26) A8	NC [ 13 321_NC NC [ 14 31] LCAS W [ 15 30] UCAS
•	3-State Unlatched Output	A0 d 16 250 A7	RAS 0 16 29 0E
•	Low Power Dissipation	A1 d 17 24 A6	NC ( 17 28) A8
•	Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)	A2 1 18 23 A5 A3 1 19 22 A4 V <sub>CC</sub> 1 20 21 I V <sub>SS</sub>	A0 ( 18 27 ) A7 A1 ( 19 26 ) A6 A2 ( 20 25 ) A5 A3 ( 21 24 ) A4
•	All Inputs, Outputs, and Clocks Are TTL Compatible		V <sub>CC</sub> 1 22 231 V <sub>SS</sub>

PIN NOMENCLATURE					
A0-A8	Address Inputs				
DQ0-DQ15	Data In/Data Out				
LCAS	Lower Column-Address Strobe				
UCAS	Upper Column-Address Strobe				
NC	No Internal Connection				
ŌĒ	Output Enable				
RAS	Row-Address Strobe				
$\overline{w}$	Write Enable				
Vcc	5-V Supply				
V <sub>CC</sub> V <sub>SS</sub>	Ground				

### description

The TMS45169 series are high-speed, 4194304-bit dynamic random-access memories (DRAMs) organized as 262144 words of 16 bits each. The TMS45169P series are high-speed, low-power, self-refresh 4194304-bit DRAMs organized as 262144 words of 16 bits each. They employ state-of-the-art EPIC<sup>TM</sup> technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 50 ns, 60 ns, and 70 ns. Maximum power dissipation is as low as 880 mW operating and 11 mW standby on 80-ns devices. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated.

High-Reliability, 40-Lead, 400-Mil-Wide Plastic Surface-Mount Small Outline J-Lead

**Operating Free-Air Temperature Range** 

Low Power With Self-Refresh Version
Upper- and Lower-Byte Control During

**Read and Write Operations** 

(SOJ) Package and 40/44-Lead Thin Small-Outline Package (TSOP)

0°C to 70°C

TEXAS INSTRUMENTS

Copyright © 1997, Texas Instruments Incorporated

1

SMHS565A - JULY 1996 - REVISED JANUARY 1997

# description (continued)

The TMS45169 and TMS45169P each are offered in a 40-lead plastic surface-mount SOJ package (DZ suffix) and a 40/44-lead plastic surface-mount TSOP (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

# operation

# dual CAS

Two  $\overline{\text{CAS}}$  pins ( $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$ ) are provided to give independent control of the 16 data I/O pins (DQ0-DQ15) with  $\overline{\text{LCAS}}$  corresponding to DQ0-DQ7 and  $\overline{\text{UCAS}}$  corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first  $\overline{\text{xCAS}}$  falling edge. Each  $\overline{\text{xCAS}}$  going low enables its corresponding DQx pins with data associated with the column address latched on the first falling  $\overline{\text{xCAS}}$  edge. All address setup and hold parameters are referenced to the first falling  $\overline{\text{xCAS}}$  edge. The delay time from  $\overline{\text{xCAS}}$  low to valid data out (see parameter  $t_{\text{CAC}}$ ) is measured from each individual  $\overline{\text{xCAS}}$  to its corresponding DQx pins.

In order to latch in a new column address, both  $\overline{xCAS}$  pins must be brought high. The column precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first falling  $\overline{xCAS}$  edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time,  $t_{CLCH}$ . During  $t_{CLCH}$ , at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early-write cycles, the data is latched on the first falling edge of  $\overline{xCAS}$ . Only the DQs that have the corresponding  $\overline{xCAS}$  low are written into. Each  $\overline{xCAS}$  must meet  $t_{CAS}$  minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, both  $\overline{xCAS}$  pins must go high and meet  $t_{CP}$ .

#### extended data out

Extended data out allows for data output rates of up to 40 MHz for 60-ns devices. By keeping the same row address while selecting random column addresses, the time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by  $t_{RASP}$ , the maximum  $\overline{RAS}$  low time.

Extended data out does not place the DQs into the high-impedance state with the rising edge of  $\overline{xCAS}$ . The output remains valid for the system to latch the data. After  $\overline{xCAS}$  goes high, the DRAM decodes the next address.  $\overline{OE}$  and  $\overline{W}$  can be used to control the output impedance. Descriptions of  $\overline{OE}$  and  $\overline{W}$  further explain EDO operation benefit.

#### address (A0-A8)

Eighteen address bits are required to decode each of the 262144 storage-cell locations. Nine row-address bits are set up on A0 through A8 and latched onto the chip by RAS. Then, nine column-address bits are set up on A0 through A8 and latched onto the chip by the first xCAS. All addresses must be stable on or before the falling edge of RAS and xCAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. xCAS is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from the standard  $\overline{TTL}$  circuits without a pullup resistor. The data input lines are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded. If  $\overline{W}$  goes low in an extended-data-out read cycle, the DQs are disabled so long as  $\overline{xCAS}$  is high (see Figure 9).



#### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{xCAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{xCAS}$  and the data is strobed in by the first occurring  $\overline{xCAS}$  with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle,  $\overline{xCAS}$  is already low and the data is strobed in by  $\overline{W}$  with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines. The DQs drive valid data after all access times are met and remain valid except in the case described in the  $\overline{W}$  and  $\overline{OE}$  sections.

# data out (DQ0-DQ15)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74  $\overline{\text{TTL}}$  loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{xCAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access-time interval tCAC (which begins with the negative transition of  $\overline{\text{xCAS}}$ ) as long as  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  are satisfied. The DQs drive valid data after all access times are met and remain valid except in the case described in the  $\overline{\text{W}}$  and  $\overline{\text{OE}}$  sections.

# output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. While  $\overline{\text{xCAS}}$  and  $\overline{\text{RAS}}$  are low and  $\overline{\text{W}}$  is high,  $\overline{\text{OE}}$  can be brought low or high and the DQs transition between valid data and high impedance (see Figure 8). There are two methods for placing the DQs into the high-impedance state and keeping them that way during  $\overline{\text{xCAS}}$  high time. The first method is to transition  $\overline{\text{OE}}$  high before  $\overline{\text{xCAS}}$  transitions high and keep  $\overline{\text{OE}}$  high for  $\overline{\text{tCHO}}$  past the  $\overline{\text{xCAS}}$  transition. This disables the DQs and they remain disabled, regardless of  $\overline{\text{OE}}$ , until  $\overline{\text{xCAS}}$  falls again. The second method is to have  $\overline{\text{OE}}$  low as  $\overline{\text{xCAS}}$  transitions high. Then  $\overline{\text{OE}}$  can pulse high for a minimum of  $\overline{\text{tOEp}}$  anytime during  $\overline{\text{xCAS}}$  high time; therefore, disabling the DQs regardless of further transitions on  $\overline{\text{OE}}$  until  $\overline{\text{xCAS}}$  falls again.

# RAS-only refresh

A refresh operation must be performed at least once every 8 ms (64 ms for TMS45169P) to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding all  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

#### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{RAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

#### xCAS-before-RAS refresh

xCAS-before-RAS refresh is utilized by bringing at least one xCAS low earlier than RAS (see parameter t<sub>CSR</sub>) and holding it low after RAS falls (see parameter t<sub>CHR</sub>). For successive xCAS-before-RAS refresh cycles, xCAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500- $\mu$ A refresh current is available on the TMS45169P. Data integrity is maintained using  $\overline{xCAS}$ -before- $\overline{RAS}$  refresh with a period of 125  $\mu$ s holding  $\overline{RAS}$  low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} \leq 0.2 \text{ V}$ ,  $V_{IH} \geq V_{CC} = 0.2 \text{ V}$ ).

TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

SMHS565A - JULY 1996 - REVISED JANUARY 1997


### self refresh (TMS45169P)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures that the DRAM is refreshed fully.

## power up

To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight RAS cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or  $\overline{xCAS}$ -before-RAS) cycle.

# logic symbolt



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the DZ package.



POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

SMHS565A - JULY 1996 - REVISED JANUARY 1997

**A8** 

#### functional block diagram RAS UCAS LCAS OF **Timing and Control** A0 Column Decode A1 Sense Amplifiers Column-Address 128K Array 128K Array **Buffers** Data-

D

0 Č

0

d

128K Array

128K Array

16

128K Array

128K Array

18

16 I/O

**Buffers** 

Reg

Data-

Out

Reg.

DQ0-DQ15

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

Row-

Address

**Buffers** 

# recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
٧ <sub>SS</sub>	Supply voltage		0	·	٧
٧ıH	High-level input voltage	2.4		6.5	٧
۷ <sub>IL</sub>	Low-level input voltage (see Note 2)	-1		8.0	٧
TA	Operating free-air temperature	0		70	င့

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'45169-50 '45169P-50		'45169-60 '45169P-60		'45169-70 '45169P-70		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA		2.0		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.8		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6 All others = 0 V to V <sub>CC</sub>	5.5 V,		± 10	± 10			± 10	μА
Ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to } V_{CC},$ $\overline{CAS}$ high			± 10	± 10			± 10	μА
lcc1 <sup>†‡</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle			190	180			160	mA
	Chandley average	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		<del></del>	2		2		2	mA
CC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After one memory cycle,	'45169		1		1		1	mA
		RAS and xCAS high	'45169P		350		350		350	μА
I <sub>CC3</sub> §	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cy (RAS-only), RAS cycling xCAS high (CBR only), RAS low after xCAS low			190		180		160	mA
ICC4 <sup>†‡</sup>	Average EDO page current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{HPC}}{xCAS} = MIN$			160		160		140	mA
ICC5¶	Battery-backup operating current (equivalent refresh time is 64 ms); CBR only	$t_{RC}$ = 125 μs, $t_{RAS} \le 1$ μs $V_{CC} - 0.2$ V $\le V_{IH} \le 6.5$ V, $0$ V $\le V_{IL} \le 0.2$ V, $\overline{W}$ and $\overline{OE}$ = Address and data stable	t <sub>RAS</sub> ≤ 1 µs, V <sub>IH</sub> ≤ 6.5 V, V, W and OE = V <sub>IH</sub> ,		500		500		500	μΑ
ICC6 <sup>†¶</sup>	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V tras and tras > 1000 ms	/,		400		400		400	μА

<sup>†</sup> Measured with outputs open

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\#}$ (see Note 3)

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A8	5	pF
C <sub>i(OE)</sub>	Input capacitance, OE	7	pF
C <sub>i(RC)</sub>	Input capacitance, xCAS and RAS	7	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{\mathbf{W}}$	7	pF
Co	Output capacitance	7	pF

<sup>#</sup>Capacitance measurements are made on a sample basis only.

NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.



8961725 0086739 613 ==

<sup>‡</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

<sup>¶</sup> For TMS45169P only

SMHS565A - JULY 1996 - REVISED JANUARY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'45169-50 '45169P-50		'45169-60 '45169P-60		'45169-70 '45169P-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> CAC	Access time from xCAS low		13		15		20	ns
taa	Access time from column address		25		30		35	ns
<sup>t</sup> RAC	Access time from RAS low (see Note 5)		50		60		70	ns
<sup>t</sup> OEA	Access time from OE low	l	13		15		20	ns
<sup>t</sup> CPA	Access time from column precharge		28		35		40	ns
tCLZ	Delay time, xCAS low to output in low impedance	0		0		0		ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 4)	3	13	3	15	3	20	ns
<sup>t</sup> REZ	Output disable time after RAS high	3	13	3	15	3	20	ns
<sup>t</sup> CEZ	Output disable time after xCAS high	3	13	3	15	3	20	ns
tWEZ	Output disable time after $\overline{W}$ low	3	13	3	15	3	20	ns

NOTES: 4. Maximum t<sub>REZ</sub>, t<sub>CEZ</sub>, t<sub>WEZ</sub>, and t<sub>OEZ</sub> are specified when the outputs are no longer driven.
5. 50 ns specifications are measured with C<sub>L</sub> = 50 pF, V<sub>OL</sub> = 0.8 V, and V<sub>OH</sub> = 2.0 V

# EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature

		1	'45169-50 '45169P-50		9-60 '45169-70 9P-60 '45169P-70			UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	1
tHPC	Cycle time, EDO page-mode read or write	20		25		30		ns
tCSH	Hold time, XCAS from RAS	40		50		55		ns
tCHO	Hold time, OE after xCAS	8		10		10		ns
tDOH	Hold time, output from XCAS	3		3		3		ns
<sup>t</sup> CAS	Pulse duration, xCAS	8	10000	10	10000	12	10 000	ns
tWPE	Pulse duration, W (output disable only)	5		5		5		ns
<sup>t</sup> OCH	Setup time, OE before XCAS	8		10		10		ns
<sup>t</sup> CP	Precharge time, xCAS	8		5		5		ns
<sup>t</sup> OEP	Precharge time, OE	5		5		5		ns

INSTRUMENTS

8961725 0086740 335 📟 \_

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 6)

		'45169-50 '45169P-50		'45169-60 '45169P-60				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, random read or write (see Note 7)	84		110		130		ns
twc	Cycle time, write	84		110		130		ns
<sup>t</sup> RWC	Cycle time, read-write/read-modify-write	111		150		180		ns
<sup>t</sup> PRWC	Cycle time, EDO page-mode read-write	57		80		85		ns
<sup>t</sup> RASP	Pulse duration, RAS low, page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
<sup>t</sup> RAS	Pulse duration, RAS low, nonpage mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
tCAS	Pulse duration, xCAS low (see Note 9)	8	10 000	10	10 000	15	10 000	ns
tRP	Pulse duration, RAS high (precharge)	30		40		50		ns
twp	Pulse duration, write	8		10		10		ns
t <sub>ASC</sub>	Setup time, column address before xCAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
<sup>t</sup> DS	Setup time, data before $\overline{W}$ low (see Note 10)	0		0		0		ns
tRCS	Setup time, read before XCAS low	0		0		0		ns
tCWL	Setup time, W low before xCAS high	8		10		15		ns
tRWL	Setup time, W low before RAS high	8		10		15	•	ns
twcs	Setup time, W low before xCAS low (see Note 11)	0		0		0		ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
twhr	Hold time, W high (CBR refresh only)	10		10	<del>,</del>	10		ns

NOTES: 6. Timing measurements are referenced to VIL MAX and VIH MIN.

- 7. 50 ns specifications assume  $t_T = 2$  ns; 60 and 70 ns assume  $t_T = 5$  ns
- 8. In a read-modify-write cycle, tRWD and tRWL must be observed.
- 9. In a read-modify-write cycle, tCWD and tCWL must be observed.
- 10. Referenced to the later of  $\overline{xCAS}$  or  $\overline{W}$  in write operations
- 11. Early-write operation only

SMHS565A - JULY 1996 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 6)

			'45169-50 '45169P-50		'45169-60 '45169P-60		'45169-70 '45169P-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> CAH	Hold time, column address after xCAS low (see Note 10)		8		10		15		ns
<sup>t</sup> DH	Hold time, data after XCAS low (see Note 10)		8		10		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low		8		10		10		ns
<sup>t</sup> RCH	Hold time, read after xCAS high (see Note 13)		0		0		0		ns
<sup>t</sup> RRH	Hold time, read after RAS high (see Note 13)		0		0		0		ns
tWCH	Hold time, write after XCAS low (see Note 13)		8		10		15		ns
<sup>t</sup> CLCH	Hold time, xCAS low to xCAS high		5		5		5		ns
<sup>t</sup> ROH	Hold time, RAS referenced to OE		8		10		10		ns
tCHS	Hold time, xCAS low after RAS high (for self refresh)		- 50		- 50		- 50		ns
<sup>t</sup> OEH	Hold time, <del>OE</del> command		10		15		20		ns
tAWD	Delay time, column address to W low (see Note 14)		45		55		65		ns
<sup>t</sup> CHR	Delay time, RAS low to xCAS high (see Note 12)		8		15		15		ns
tCRP	Delay time, xCAS high to RAS low	· · · · · · · · · · · · · · · · · · ·	0		0		0		ns
tCSR	Delay time, xCAS low to RAS low (see Note 12)		5		5		5		ns
tCWD	Delay time, xCAS low to W low (see Note 14)		30		40		50		ns
<sup>t</sup> OED	Delay time, valid data in after OE high		13		15		20		ns
tRAD	Delay time, RAS low to column address (see Note 15)		13	25	15	30	15	35	ns
tRAL	Delay time, column address to RAS high		25		30		35		ns
†CAL	Delay time, column address to xCAS high		25		20		25		ns
tRCD	Delay time, RAS low to xCAS low (see Note 15)		18	35	20	45	20	50	ns
<sup>t</sup> RPC	Delay time, RAS high to xCAS low		0		0		0		ns
tRSH	Delay time, xCAS low to RAS high		8		10		15		ns
<sup>t</sup> RWD	Delay time, RAS low to W low (see Note 14)		67		85		100		ns
<sup>t</sup> CPW	Delay time, W low after xCAS precharge (read-write only)		45		54		64		min
t <sub>CPR</sub>	Pulse duration, xCAS precharge before self refresh		0		0		0		ns
tRPS	Pulse duration, RAS precharge after self refresh		84		110	Ì	130		ns
<sup>t</sup> RASS	Pulse duration, self refresh entry from RAS low		100		100		100		μs
tn==	Refresh time interval	'45169		8		8		8	
<sup>t</sup> REF	LIGHTON UNITO HITCHAU	'45169P		64		64		64	ms
ŧт	Transition time		2	50	2	50	2	50	ns

NOTES: 6. Timing measurements are referenced to V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

10. Referenced to the later of xCAS or W in write operations

12. CBR refresh only


13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

14. Read-modify-write operation only

15. Maximum value specified only to assure access time




# PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and fixture capacitance.

B. 50 ns specifications are measured with C<sub>L</sub> = 50 pF

Figure 1. Load Circuits for Timing Parameters




NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- C. tCAC is measured from xCAS to its corresponding DQx.
- D. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing





To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met. NOTES: A.


B. Later of xCAS or W in write operations

C. xCAS order is arbitrary.

Figure 3. Write-Cycle Timing



8961725 0086745 917 |




NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met. B.  $\overline{xCAS}$  order is arbitrary.

Figure 4. Early-Write-Cycle Timing



8961725 0086746 853

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.

- B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- C. xCAS order is arbitrary.
- D. Later of xCAS or W in write operations


Figure 5. Read-Modify-Write-Cycle Timing



8961725 0086747 791 📟

15

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. t<sub>CAC</sub> is measured from  $\overline{xCAS}$  to its corresponding DQx.


- B. Access time is tCPA- or tAA-dependent.
- C. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- D. xCAS order is arbitrary.
- E. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. EDO Read-Cycle Timing



8961725 0086748 626

# PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - B. Referenced to xCAS or W, whichever occurs last
  - C. xCAS order is arbitrary.
  - D. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. EDO Write-Cycle Timing



8961725 0086749 562 1

# PARAMETER MEASUREMENT INFORMATION




Figure 8. EDO Read-Cycle With OE Control

8961725 0086750 284

# PARAMETER MEASUREMENT INFORMATION





Figure 9. EDO Read-Cycle With W Control

8961725 0086751 110 1



NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.

- B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.
- C. xCAS order is arbitrary.


ŌĒ

Figure 10. EDO Early Write-Cycle Timing



8961725 0086752 057

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first XCAS going low, the parameter touch must be met.

- B. Access time is t<sub>CPA</sub>- or t<sub>AA</sub>-dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.

Figure 11. EDO Read-Modify-Write-Cycle Timing



8961725 0086753 793 1

# PARAMETER MEASUREMENT INFORMATION TRC TRAS TRAS TRAS TRAS TRAS TOTAL TO


DQ0-DQ15

† xCAS includes UCAS and LCAS.

Figure 12. Automatic CBR-Refresh-Cycle Timing




8961725 0086754 92T I



TXCAS includes UCAS and LCAS.

Figure 13. Hidden-Refresh Cycle (Write)

8961725 0086755 866



<sup>†</sup> xCAS includes UCAS and LCAS.


Figure 14. Self-Refresh Timing

8961725 0086756 7T2 **....** 

# **MECHANICAL DATA**

#### DZ/R-PDSO-J40

# PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

8961725 0086757 639 1

#### **MECHANICAL DATA**

#### DGE/R-PDSO-G40/44


#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

# device symbolization (TMS45169 illustrated)



8961725 0086758 575