




## 54F/74F374 Octal D-Type Flip-Flop with TRI-STATE® Outputs

### General Description


The 'F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable ( $\bar{OE}$ ) are common to all flip-flops.

**Ordering Code:** See Section 5

### Logic Symbols



TL/F/9524-1




TL/F/9524-4

### Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications


### Connection Diagrams

Pin Assignment  
for DIP, SOIC and Flatpak



TL/F/9524-2

Pin Assignment  
for LCC and PCC



TL/F/9524-3

**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 $\mu$ A/-0.6 mA
$\bar{OE}$	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/-0.6 mA
O <sub>0</sub> -O <sub>7</sub>	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

## Functional Description

The 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

## Truth Table

$D_n$	CP	$\overline{OE}$	Internal Register		Output $O_n$
			H	L	
H	/	L	H	L	H
L	/	L	L	L	L
X	X	H	X	Z	Z

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

/ = LOW-to-HIGH Clock Transition

## Logic Diagram



TL/F/9524-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	–55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	–0.5V to +7.0V
Input Voltage (Note 2)	–0.5V to +7.0V
Input Current (Note 2)	–30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	–0.5V to V <sub>CC</sub>
Standard Output	–0.5V to +5.5V
TRI-STATE Output	–0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature	
Military	–55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage		–1.2		V	Min	I <sub>IN</sub> = –18 mA
V <sub>OH</sub>	Output HIGH Voltage 54F 10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = –1 mA
	54F 10% V <sub>CC</sub>	2.4					I <sub>OH</sub> = –3 mA
	74F 10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = –1 mA
	74F 10% V <sub>CC</sub>	2.4					I <sub>OH</sub> = –3 mA
	74F 5% V <sub>CC</sub>	2.7					I <sub>OH</sub> = –1 mA
	74F 5% V <sub>CC</sub>	2.7					I <sub>OH</sub> = –3 mA
V <sub>OL</sub>	Output LOW Voltage 54F 10% V <sub>CC</sub>	0.5			V	Min	I <sub>OL</sub> = 20 mA
	74F 10% V <sub>CC</sub>	0.5					I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH Current		20		μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test		100		μA	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current		–0.6		mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current		50		μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current		–50		μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	–60	–150		mA	Max	V <sub>OUT</sub> = 0V
I <sub>CEx</sub>	Output HIGH Leakage Current		250		μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test		500		μA	0.0V	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>CCZ</sub>	Power Supply Current	55	86		mA	Max	V <sub>O</sub> = HIGH Z

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig No		
		$T_A = +25^\circ C$			$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$					
		Min	Typ	Max	Min	Max	Min	Max				
$f_{max}$	Maximum Clock Frequency	100	140		60		70		MHz	2-1		
$t_{PLH}$	Propagation Delay CP to $O_n$	4.0	6.5	8.5	4.0	10.5	4.0	10.0	ns	2-3		
$t_{PHL}$		4.0	6.5	8.5	4.0	11.0	4.0	10.0				
$t_{PZH}$	Output Enable Time	2.0	9.0	11.5	2.0	14.0	2.0	12.5	ns	2-5		
$t_{PZL}$		2.0	5.8	7.5	2.0	10.0	2.0	8.5				
$t_{PHZ}$	Output Disable Time	2.0	5.3	7.0	2.0	8.0	2.0	8.0	ns	2-5		
$t_{PLZ}$		1.5	4.3	5.5	1.5	7.5	1.5	6.5				

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F			54F		74F		Units	Fig No		
		$T_A = +25^\circ C$			$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$					
		Min	Max		Min	Max	Min	Max				
$t_s(H)$	Setup Time, HIGH or LOW $D_n$ to CP	2.0		2.5		2.0		2.0	ns	2-6		
$t_s(L)$		2.0		2.0		2.0		2.0				
$t_h(H)$	Hold Time, HIGH or LOW $D_n$ to CP	2.0		2.0		2.0		2.0				
$t_h(L)$		2.0		2.5		2.5		2.0				
$t_w(H)$	CP Pulse Width HIGH or LOW	7.0		7.0		7.0		7.0	ns	2-4		
$t_w(L)$		6.0		6.0		6.0		7.0				