

# GAL22CV10-10 24-Pin Generic Array Logic Family

## **General Description**

The EECMOS GAL22CV10 devices are fabricated using electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 24-pin GAL22CV10 features 10 programmable Output Logic Macrocells (OLMCs) allowing each TRI-STATE® output to be configured by the user. The GAL22CV10 is also cabable of emulating most popular 24-pin PAL® devices.

Programming is accomplished using popular hardware and software tools. NSC guarantees a minimum of 100 erase/ write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell, and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability and functionality of NSC GAL® devices. In addition, a security circuit is built-in, providing proprietary designs with copy protection.

### Features

- High performance EECMOS technology — 10 ns maximum propagation delay
  - 6 ns setup time delay
  - TTL compatible 16 mA outputs
  - 2000V ESD protection
- Reduced power
  - $-I_{CC}$  max = 130 mA @ 25 MHz
- Electrically erasable cell technology
  - Reconfigurable logic
    100% tested at manufacture
- Output Logic Macrocells (OLMCs)
  - Maximum flexibility for complex logic design
  - Programmable output polarity
  - Emulates popular PAL devices
- Fully supported by National OPAL<sup>™</sup> and OPAL<sub>j</sub>r
- development tools
- Security cell prevents copying logic

# **Ordering Information**



6501126 0069817 387 I

# Block Diagram



## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> ) (Note 2)	-0.5V to $+7.0V$
Input Voltage (Note 2)	-0.5V to V <sub>CC</sub> + 0.6V
Off-State Output Voltage (Note 2)	-0.5V to V <sub>CC</sub> + 0.6V
Output Current	± 100 mA
Storage Temperature	-65°C to +150°C

Lead Temperature	
(Soldering, 10 seconds)	300°C
ESD Tolerance	2000V
$C_{ZAP} = 100  pF$	
$R_{ZAP} = 1500\Omega$	
Test Method: Human Body Model	
Test spec.: NSC SOP-5-028	

÷

# **Recommended Operating Conditions**

Symbol	Parameter	Commercial			Units
		Min	Тур	Max	01113
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
T <sub>A</sub>	Operating Free-Air Temperature	0	25	75	°C
t <sub>r</sub>	Clock Rise Time			250	ns
t <sub>f</sub>	Clock Fall Time			250	ns
t <sub>rvcc</sub>	V <sub>CC</sub> Rise Time			250	ms

## **Electrical Characteristics**

Symbol Parameter	Parameter	Parameter Conditions	Col	Units	
		Min	Max		
V <sub>IH</sub>	High Level Input Voltage		2.0	$V_{\rm CC} + 0.3$	v
V <sub>IL</sub>	Low Level Input Voltage		-0.3	0.8	v
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min$ , $I_{OH} = -3.2 \text{ mA}$	2.4		v
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = 16 \text{ mA}$		0.5	v
los	Output Short Circuit Current	$V_{CC}=5.0V, V_O=0.5V, T_A=25^\circ C$ (One output, duration $<1$ sec.)	-30	- 135	mA
Cl	Input Capacitance	$V_{CC} = 5.0V$ , $T_A = 25^{\circ}$ C, f = 25 MHz		6	pF
CI/O	I/O Capacitance	$V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 25 \text{ MHz}$		12	pF

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification

**m** 6501126 0069818 213 **mm** 

			Comm	ercial	
Symbol	Parameter	Conditions (Note 3)	GAL22CV10-10L		Units
			Min	Max	1
t <sub>PD</sub>	Input or F/B to Combinatorial Output	S1 Open, C <sub>L</sub> = 50 pF		10	ns
ts∪	Input or F/B Setup Time before Clock			6	пѕ
t <sub>H</sub>	Hold Time (Input after Clock)			0	ns
<sup>t</sup> CLK	Clock to Registered Ouput or F/B	S1 Open, C <sub>L</sub> = 50 pF		8	ns
t <sub>CFB</sub>	Clock to Registered F/B	S1 Open, C <sub>L</sub> = 50 pF		7	ns
fmax	Clock Frequency	With Feedback Without Feedback	71 125		MHz
tw	Clock Pulse Width (High/Low)	Referenced at 10% and 90%	4		ns
<sup>t</sup> CYCLE	Clock Period (with F/B)	$t_{CYCLE} = t_{SU} + t_{CLK}$	12		ns
<sup>t</sup> PZH/L	Input to Output Enable	C <sub>L</sub> = 50 pF		10	ns
t <sub>PZH/LZ</sub>	Input to Output Disable	C <sub>L</sub> = 50 pF		11	ns
t <sub>AP</sub>	Input to Asynchronous Reset			13	ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time			9	ns
<sup>t</sup> RESET	Power-Up to Registered Output High	S1 Open, C <sub>L</sub> = 50 pF		7.5	μs
lcc	Supply Current	f = 25 MHz, V <sub>CC</sub> = max, No Load		130	mA

Note 3: See AC test load

# AC Test Load



t<sub>pd</sub> S1 open t<sub>PZH/HZ</sub> S1 open t<sub>PZL/LZ</sub> S1 closed

Active to TRI-STATE measurement level = active output level  $\pm 0.3V$ 

TL/L/11812-2



## 6501126 0069820 971 🖿

4



## **Functional Description**

The GAL22CV10 logic array consists of a programmable AND array with fixed OR-gate connections, similar to the traditional bipolar PAL architecture. The logic array is organized as 22 complementary input lines crossing 132 "product term" lines with a programmable EEPROM cell at each intersection (5808 cells). Each programmable cell may establish a connection between an input line (true or complement phase of an array input signal) and a product term. A product term is satisfied (logically true) when all of the input lines "connected" to it are in the high logic state.

Of the 132 product terms, 130 are distributed among ten "output logic macrocells" (OLMCs) with a varying number of terms allocated to each OLMC. For a given OLMC, 8, 10, 12, 14, or 16 product terms feed into an OR-gate to produce each output value. This varied distribution of product terms among outputs allows more optimum use of device resources. One additional product term in each of the additional OLMCs is used to control the associated TRI-STATE device output. One global product term is used to control an asynchronous reset and another global product term controls a synchronous preset.

Under control of an OLMC, each output may be designated either registered or combinatorial (non-registered). In the registered output configuration, the logic function output passes through a D-type flip-flop triggered by the rising edge of the clock input. Additionally, the logic function's output polarity may be designated active-high or active-low. OLMC options such as these are selected by a set of programmable architecture control EEPROM cells. These cells are normally configured automatically by the development software or programming hardware.

The four possible output configurations of each OLMC are: registered active-high, registered-active-low, combinatorial active-high, and combinatorial active-low. The registered configurations include an internal feedback path taken directly from the register output. The combinatorial configurations include feedback from the I/O pin, thus allowing for bidirectional I/O or additional input channels.

All registers in a GAL22CV10 device are reset to the low state upon powering up. Outputs, in turn, assume either low or high logic levels depending on the selected output polarity. Power-up reset may simplify sequential circuit design and test by initializing the device to a known state. To ensure successful power-up reset,  $V_{CC}$  must rise monotonically until the specified operating voltage is attained.

The GAL22CV10 includes a programmable security EEPROM cell which, once programmed, prevents unauthorized reading or copying of designs programmed into the device.

## **Programmable Preset and Reset**

The ten macrocell flip-flops share common programmable preset and reset control for easy system initialization. The Q outputs of the register will go to the logic high state following a low-to-high transition of the clock input when the synchronous preset (SP) product term is asserted. The register will be forced to the logic low state independent of the clock when the asynchronous reset (AR) product term is asserted. Product term control allows preset and reset to be functions of any combination of device inputs and output feedback. The outputs will be high or low depending upon the polarity option chosen.

Note that preset and reset control the flip-flop, not the output. Thus, if active low polarity is selected, a synchronous preset would produce low-level outputs, and an asynchronous reset would produce high-level outputs (if enabled).



6501126 0069822 744 1

ĩ

#### 28-Lead PLCC Connection Diagram



**FIGURE 2** 

## Clock/Input Frequency Specifications

The clock frequency (fCLK) parameter listed in the AC Specifications table specifies the maximum speed at which the GAL22CV10 registers are guaranteed to operate. Clock freguency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e. based only on external inputs), the minimum required cycle period (fCLK-1 without feedback) is defined as the greater of the minimum clock period (tw high + tw low) and the minimum "data window" period ( $t_{SU} + t_{H}$ ). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (toyour =  $f_{CLK}^{-1}$  with feedback) is defined as  $t_{CLK} + t_{SU}$ . This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

## **Design Development Support**

A variety of software tools and programming equipment are available to support the development of designs using GAL22CV10 products. Typical software packages, including National's OPAL software, accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industrystandard JEDEC format ensures that the resulting cell-map file can be down-loaded into industry standard programming equipment.

National strongly recommends using only approved programming hardware Programming using unapproved equipment generally voids all guarantees. The GAL22CV10 can accept fuse-maps prepared for other PAL22V10 devices. PAL22V10 fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL22V10 device into the programming unit (provided the PAL device has not been secured).

Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL22CV10 logic array and OLMC are provided for direct map editing and diagnostic purposes. *Figures 3* and 4 show details of the OLMC and the programmable architecture cell combinations. *Figure 5* shows the JEDEC logic diagram and details of all programmable cell locations. For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor.

## **Security Cell**

A security cell is provided on all GAL22CV10 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

#### **Bulk Erase**

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells and security cell. The GAL device is thereby reverted back to its virgin state.

7

### **Manufacturer Testing**

Because of EECMOS technology, GAL devices can be reprogrammed. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to datasheet specifications.

## **OLMC Logic Diagram**



FIGURE 3

TABLE I

S1	S0	Output Configuration
0	0	Registered/Active Low
0	1	Registered/Active High
1	0	Combinatorial/Active Low
1	1	Combinatorial/Active High

# **OLMC Selection Table**



TL/L/11812-11

FIGURE 4-1. Registered/Active Low



TL/L/11812-12

TL/L/11812-14

FIGURE 4-2. Registered/Active High



FIGURE 4-3. Combinatorial/Active Low



FIGURE 4-4. Combinatorial/Active High

🔳 6501126 0069825 453 📰

## GAL22CV10 Logic Diagram





## 6501126 0069827 226 🔳

11



L

P20775P 00P4959 7P5 1