

<u>Datasheet</u>

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54LS171, SN74LS171 QUADRUPLE D.TYPE FLIP.FLOPS WITH CLEAR

SN54L\$171

DECEMBER 1983 - REVISED MARCH 1988

J OR W PACKAGE

- Contains Four Flip-Flops with Double Rail
 Outputs
- Buffered Clock and Clear Inputs
- Individual Data Inputs to Each Flip-Flop

description

These monolithic, positive-edge triggered flip-flops utilize the latest low-power Schottky circuitry to implement D-type flip-flop logic. They have a direct clear input and complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

	D OR N PACKAGE
10 []	16 VCC
20 []2	15 10
20 []3	14 1D
2D []4	13 CLR
3D []5	12 CLK
30 []6	11 4D
30 []7	10 40
GND []8	9 40

SN54LS171 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

FUNCTION TABLE

11	IPUTS	OUTPUTS			
CLR	CLK	D	Q	a	
L	х	x	L	н	
н	t	н	н	L	
н	t	L	L	н	
н	L	х	QO	āo	

logic symbol[†]



¹This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication dete. Products conform to specifications per the terms of Texas Instruments standerd warrenty. Production processing does not necessarily include testing of aR parameters.



2

ITL Devices

SN54LS171, SN74LS171 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

schematics of inputs and outputs



2

TTL Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (See Note 1)		7 V
Input voltage		7V
	SN54LS171 Circuits	
	SN74LS171 Circuits	
Storage temperature range		. – 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			s	SN54LS171 SN74		N74LS1	4LS171		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High-level input voltage		2			2		•	v
VIL	Low-level input voltage				0.7			0.8	v
юн	High-level output current				- 0,4			- 0.4	mΑ
^I OL	Low-level output current				4			8	mA
fclock	Clock frequency		0		20	ō		20	MHz
t _w	Width of clock or clear pulse		20			20			ns
	Setup time	Data input	20			20			
t _{su} Setupitime	Setup time	Clear inactive-state	25	_	-	25			ns
t _h	Data hold time		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C



SN54LS171, SN74LS171 QUADRUPLE D TYPE FLIP FLOPS WITH CLEAR

				SN54LS171			SN74LS171					
	PARAMETE	R	т	EST CONDITIO	NSI	MIN	TYP‡	MAX	MIN TYP# MAX		UNIT	
VIK	Input clam	p voltage	V _{CC} ≈ MIN,	lj = - 18 m A			_	1.5			1.5	v
VOH	High-level o	output	V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V, I _{OH} ≈ − 1 mA		2.5	3.4		2.7	34		v
	Low-level o	utput	V _{CC} = MIN,	V _{IH} ≈ 2 V,	10L = 4 mA		0.25	0.4		0.25	04	v
VOL	voltage		V _{IL} = MAX		1 _{0L} = 8 mA					0.35	0.5	V
I _I	Input curre maximum i voltage		V _{CC} = MAX,	, V _I = 7 V				0.1			0.1	mA
ЧH	High-level current	nput	V _{CC} = MAX,	, V ₁ = 2.7 V				20			20	μA
	Low-level	D inputs		CC = MAX, VI = 0 4 V				- 0.4			- 0.4	mA
ΊL	input current	All others	VCC - WAX,	V -04V				- 0.2			0.2	mA
IOS§	Short-circu current	lit output	V _{CC} = MAX,	V _O = 0 V		- 20		100	- 20		- 100	mA
Icc	Supply cur	rent	V _{CC} = MAX,	V _{CC} = MAX, See Note 1			14	25		14	25	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

_

TTL Devices **N**

+ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 \S Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 1. I_{CC} is measured with all inputs grounded and all outputs open.

switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

	FROM	το		TEST CONDITIONS		'L\$171			
PARAMETER	(INPUT)	(OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT		
fmax					20	30		MHz	
^t PLH	0.14	<u>a, ā</u>	1	C _L = 15 pF		15	25	ns	
^t PHL	CLK	u, u	R _L ≈ 2 kΩ,		-	18	30	ns	
tPLH						18	30	ns	
TPHL	CLR	Q				24	40	ns	

NOTE 2- Load circuits and voltage waveforms are shown in Section 1



.....
