

Dual Constant Current Step-Down Switching Regulator

1 Features

- 3.0V to 32V wide operating input range
- 2.0V to 32V wide operating output range
- 100% duty
- Dynamical programming of output current and Output voltage using PWM signal or analog signal
- Adjustable Switching Frequency using resistor
- Frequency dithering for good EMI performance
- Integrated 2-A MOSFET Gate Drivers
- Comprehensive protection features including Output Short Protection (OSP), Cycle-by-Cycle Peak Current Limit, thermal regulation, thermal shutdown, input UVLO, output OVP etc.
- Dual Output Average Current Limiting with stable CC loop
- QFN3x3-20 Package

2 Applications

- Automotive Start-Stop Systems
- Industrial PC Power Supplies
- USB Power Delivery

3 Description

PL56002 is a PWM controller, designed for high performance synchronous Buck DC/DC applications with input voltages 3.0 V to 32 V (36 V maximum).

PL56002 employs Constant ON time control. The switching frequency could be set to 150kHz, 300kHz, 600kHz or 1200kHz based on different resistor value between FREQ pin and GND pin. The device also features a programmable soft-start function and offers all kinds of protection features including cycle-by-cycle current limiting, input under voltage lockout (UVLO), output over voltage protection (OVP), thermal shutdown and output short protection etc.

PL56002 provides voltage control loop, constant current loop, and thermal regulation loop.





Fig. 1 Application Schematic

5 Pin Configuration and Functions

POWLICON



| Pin | | Description | | | |
|--------|------|---|--|--|--|
| Number | Name | Description | | | |
| 1 | HG | High side MOSFET driver. | | | |
| 2 | VIN | Input voltage. | | | |
| 3 | CSP1 | The positive input of output1 current sense. | | | |
| 4 | CSN1 | The minus input of output1 current sense. | | | |
| 5 | EN | Logic High will enable the converter. EN is pulled high internally by a high value resistor. | | | |
| 6 | VDD | 5.4V power supply for PL56002 control core. | | | |
| 7 | VADJ | Connect a 0-2V analog voltage or a PWM signal to program voltage reference on VREF pin. Connect this pin to VDD will force VREF to constant 2V. | | | |
| 8 | IADJ | Connect a 0-2V analog voltage or a PWM signal to program voltage reference on IREF pin. Connect this pin to VDD will force IREF to 2V. | | | |
| 9 | IREF | Reference voltage for output current limiting loop. | | | |
| 10 | VREF | Voltage reference for voltage control loop | | | |
| 11 | FREQ | Connect to GND to set the switching frequency at 150kHz. Connect this pin to VDD to set switching frequency at 300kHz. Connect to a resistor divider between VDD and GND to set frequency to 600k and 1200k Hz. | | | |
| 12 | COMP | Error Amplifier output. | | | |
| 13 | FB | VBUS voltage feedback. Connect a resistor divider between VBUS and GND to FB to program VBUS voltage. | | | |
| 14 | CSN2 | The minus input of output2 current sense. | | | |
| 15 | CSP2 | The positive input of output2 current sense. | | | |
| 16 | VBUS | VBUS voltage | | | |
| 17 | VCC | 5.0V power supply for high side and low side driver | | | |
| 18 | LG | Low side MOSFET driver output. | | | |
| 19 | SW | Connect this pin to the Switching point of the power stage. | | | |
| 20 | BST | Boost pin for high side MOSFET driver. | | | |



6 Device Marking Information

| Order Information | Label Part NO. | Package | Package Qty | Top Marking |
|----------------------|----------------|-------------|-------------|-----------------|
| PL56002 | PL56002IQN20A | QFN3x3 - 20 | 5000 | 56002 RAAYMD |

PL56002: Part Number

RAAYMD: RAA: LOT NO.; YMD: Package Date Code

7 Specifications

7.1 Absolute Maximum Ratings^(Note1)

| | | | (\land) |
|-------------------------|------|-----|-------------|
| PARAMETER | MIN | МАХ | Unit |
| VIN, VBUS, CSN, CSP, SW | -0.3 | 40 | |
| HG, BST to SW | -0.3 | 7 | |
| LG, VCC to GND | -0.3 | 7 | V |
| CSP to CSN | -0.3 | 0.6 | v |
| VBUS to CSP, CSN | -0.3 | 0.6 | |
| Other Pins to GND | -0.3 | 6 | |

7.2 Handling Ratings

| PARAMETER | DEFINITION | MIN | MAX | UNIT |
|-----------|---------------------------|-----|------|------|
| Tst | Storage Temperature Range | -65 | 150 | °C |
| TJ | Junction Temperature | | +150 | °C |
| TL | Lead Temperature | | +260 | °C |
| VESD | HBM Human body model | | 2 | kV |

7.3 Recommended Operating Conditions (Note 2)

| | PARAMETER | MIN | MAX | Unit |
|----------------|--|-----|------|------|
| Input Voltages | VIN , VBUS | 3.0 | 32 | V |
| Temperature | Operating junction temperature range, T _J | -40 | +125 | °C |

7.4 Thermal Information^(Note 3)

| | Symbol Description | | QFN3x3-32 | Unit |
|---|--------------------|--|-----------|------|
| Γ | θја | Junction to ambient thermal resistance | 44 | °C/M |
| I | θյς | Junction to case thermal resistance | 9 | °C/W |

Notes: 1) Exceeding these ratings may damage the device.

2) The device function is not guaranteed outside of the recommended operating conditions.3) Measured on approximately 1" square of 1 oz copper.

7.5 Electrical Characteristics (Typical at VIN = 12V, T_J = 25°C, unless otherwise noted.)


| Supply voltages | PARAMETER | CONDITION | MIN | TYP | MAX | UNIT |
|--------------------------------------|---|-------------------------------------|------|-------------|-----|------------|
| VIN | Input voltage | | 3.0 | | 32 | V |
| I _Q _VIN | VIN Shutdown Current | EN=0V, VIN=7.2V | | 15 | | uA |
| | VIN Supply Current | No Switching, FB=2.1V | | 1000 | | uA |
| VBUS | Bus line voltage | | 2 | | 30 | |
| V _{VCC} V _{VDD} | Driver power supply voltage | VIN =15V VIN =15V | | 5.0 5.4 | | V V |
| UVLO/EN | Control core power supply voltage | VIN = 15V | | 5.4 | | V |
| | VINUVLO Rising | | | 3.0 | | V |
| VIN_uv | UVLO Hysteresis | | | 300 | | mV |
| M | Operation Threshold | | 1.1 | 1.2 | 1.3 | V |
| V _{EN_UV} | Hysteresis | | | 200 | | mV |
| V _{VREF} | | VADJ connected to VDD | | 2 | | V |
| Control loop | 1 | 1 | | | | |
| V _{FB} | VFB regulation voltage in discharging mode | FB voltage | | 2 | | V |
| D _{max} | Maximum Duty Cycle ^(Note 4) | | 98.5 | | | % |
| G _{mEA} | Error amplifier gm | | | 450 | | uS |
| ISINK | COMP sink/source current | VFB=VREF+100mV | | 15 | | uA |
| | COMP source current FB bias current | VFB=VREF-100mV | | 20 | 100 | uA |
| I _{FB} | FB bias current | FB2 in regulation | | | 100 | nA |
| Frequency | | FREQ 0-0.4V, short FREQ | | | | |
| | | pin to GND. FREQ 1.8-5.4V, short | 150 | | | KHz |
| F _{SW} | Switching Frequency | FREQ pin to VDD. | | 300 | | KHz |
| | | FREQ 0.4-0.85V FREQ 0.85-1.8V | | 600 1200 | | KHz KHz |
| Current Limit | | FREQ 0.03-1.8V | | 1200 | | |
| ICCLIM_BUS | Bus average current Limit, V _{CSP} - V _{CSN} | | | 40 | | mV |
| NMOS Driver | | 1 | 1 | | | |
| | Driver peak source current | VBST-VSW=5.0V | | 2 | | A |
| I _{HDRV} (Note 4) | Driver peak sink current | VBST-VSW=5.0V | | 2 | | A |
| ILDRV ^(Note 4) | Driver peak source current | VCC=5.0V | | 2 | | A |
| ILDRV ⁽¹⁰⁰⁰⁻¹⁾ | Driver peak sink current | VCC=5.0V | | 2 | | Α |
| | UVLO | | | 2 | | V |
| VBSTUV | UVLO Hysteresis | | | 300 | | mV |
| Output Protection | | 1 | 1 | | | |
| V _{OVP} | Output over voltage threshold | | | 110 | | % |
| V _{UVP} | Output under voltage threshold | | | 50 | | % |
| VADJ, IADJ | • | • | - | | | • |
| | VPWM low voltage | | | | 0.4 | V |
| $V_{\text{TH}_{VADJ}}(Note 4)$ | VPWM high voltage | | 2.5 | | | v |
| A 1 · · · · | IPWM low voltage | | | | 0.4 | v |
| V _{TH_IADJ} (Note 4) | IPWM high voltage | | 2.5 | | | V |
| T _{SD} ^(Note 4) | Thermal Shutdown Threshold | | | 150 | | °C |
| T _{HYS} ^(Note 4) | Thermal Shutdown Hysteresis | 1 | 1 | 20 | | °C |

Notes:

4) Guaranteed by design.




8 Typical Characteristics




POWLICON








BPOWLICON











9 Detailed Descriptions

9.1 Overview

PL56002 is a PWM controller, designed for high performance synchronous Buck DC/DC applications with input voltages 3.0 V to 32 V (36 V maximum).

PL56002 employs Constant ON time control. The switching frequency could be set to 150kHz, 300kHz, 600kHz or 1200kHz based on different resistor value between FREQ pin and GND pin. The device also features a programmable soft-start function and offers all kinds of protection features including cycle-by-cycle current limiting, input under voltage lockout (UVLO), output over voltage protection (OVP), thermal shutdown and output short protection etc.

9.2 Enable/UVLO

When EN is greater than1.2V operating threshold, the control loop starts to work and regulate output to target voltage. When EN pin is below the standby threshold (1.1V typical),PL56002 stops working with only LDO is active to power MCU.EN is pulled high to 4V internally using a 2Meg resistor.

9.3 Over current Protection and short circuit protection

PL56002 provides cycle-by-cycle current limit to protect against over current and short circuit conditions. When VOUT is drop to UV threshold, PL56002 will go into hiccup mode to lower down power consumption.

9.4 Average Output Current Limiting

PL56002 provides optional average current limiting capability to limit either the output current. The average current limiting circuit uses an additional current sense resistor connected in series with the input supply or output voltage of the converter. A current sense gm amplifier with inputs at the CSP and CSN pins monitors the voltage across the sensing resistor and compares it with an internal 40mVreference. If the drop across the sense resistor is greater than 40 mV, the gm amplifier regulates COMP voltage to lower down input or output current. The target constant current is given by Equation 1:

$$I_{CL(AVG)} = \frac{40 \, mV}{R_{SNS}} \tag{1}$$

The average current loop can be disabled by shorting CSP to CSN.

9.5 Frequency Setting (FREQ) and frequency dithering

PL56002 switching frequency can be programmed at 150 kHz, 300kHz or 600 kHz and 1200 kHz by voltage at FREQ pin to GND. When FREQ is connected to AGND, the switching frequency is set at 150 kHz. When FREQ is connected to VDD, the switching frequency is set at 300 kHz. A voltage divider between VDD and GND pin can be used to program switching frequency if 600 kHz or 1200 kHz is required.

9.6 Integrated Gate Drivers

PL56002 provides two N-channel MOSFET gate drivers: high-side gate drivers at the HG pin, and low-side drivers at the LG pin. Each driver is capable of sourcing 2 A and sinking 2 A peak current.

9.7 Thermal Shutdown

PL56002 is protected by a thermal shutdown circuit that shuts down the device when the internal junctiontemperature exceeds 160°C (typical). The soft-start capacitor is discharged when thermal shutdown is triggeredand the gate drivers are disabled. The converter automatically restarts when the junction temperature drops by the thermal shutdown hysteresis of 15°C below the thermal shutdown threshold.

9.8 VREF and IREF

VREF pin is the final reference voltage used in the voltage regulation loop. When VADJ is connected to VDD, VREF will be 2V in discharging mode and 1.8V in charging mode. When VADJ is connected to a PWM signal, PWM signal will first be chopped to 2V and filter out using an internal resistor and external capacitor on VREF pin. The capacitor on VREF pin is also acting as soft-start capacitor at power up or in output voltage transition period. It is recommend using a relatively large capacitor such as 470nF for VREF pin and IREF pin.

The same mechanism works for IADJ and IREF pin.

9.9 VADJ and IADJ

VADJ pin is VBUS Voltage regulation.Support 0-2V DC voltage regulation or PWM signal regulation. When the VADJ pin voltage is greater than or equal to 2.7V, VFB equals 2V, VADJ pin voltage is less than 2V, VFB equals VADJ, If this function is not used, Connect this pin to VDD pin.

IADJ pin is IBUS Current regulation.Support 0-2V DC voltage regulation or PWM signal regulation.If this function is not used, Connect this pin to VDD pin.

10 Applications and Implementation

The typical application on the first page is a basic PL56002 application circuit. External component selection is driven by the load requirement, and begins with the selection of RS1, RS2 and the inductor value. Next, the power MOSFETs need to be selected. Finally, C_{IN} and C_{OUT} are selected. This circuit can be configured for operation up to an input voltage of 32V.

10.1 R_{cs} Selection

As shown in Figures23, output current sense resistor RCS should be placed between the bulk capacitor for VBUS and the decoupling capacitor. A low pass filter formed by RF and CF is recommended to reduce the switching noise and stabilize the current loop. If output current limit is not desired, then CSP/CSN pins should be shorted to either VBUS.Place CSP/CSN symmetrically and keep them away switching signals such as BST SW, VIN, VBUS etc.

10.2 Inductor Selection

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. The inductor value has a direct effect on ripple current. The inductor current ripple ΔI_L is typically set to 20% to 40% of the maximum inductor current in the boost region at V_{IN(MIN)}.

For a given ripple, the inductance terms in continuous mode are as follows:

$$L > \frac{V_{OUT}^{*} (V_{IN(MAX)} - V_{OUT})^{*1000}}{f^{*} \Delta I_{L}^{*} V_{IN(MAX)}} uH$$
(2)

where: f is operating frequency, kHz

 $V_{IN(MIN)}$ is minimum input voltage, V

 $V_{IN(MAX)}$ is maximum input voltage, V

Vout is output voltage, V

 ΔI_L is maximum inductor ripple current, A, usually select 20~40% maximum output current.

For high efficiency, choose an inductor with low core loss, such as ferrite. Also, the inductor should have low DC resistance to reduce the I2R losses, and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor.

10.3 C_{IN} and C_{OUT} Selection

Input capacitor C_{IN} is driven by the need to filter the input square wave current. Use a low ESR capacitor sized to handle the maximum RMS current, input RMS current is given by:

$$I_{CIN} = I_{OUT(MAX)} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$
(3)

This input current has a maximum at $V_{IN} = 2V_{OUT}$, $I_{CIN(MAX)} = I_{OUT(MAX)}/2$.

The effects of ESR (equivalent series resistance) and the bulk capacitance must be considered when choosing the right capacitor for a given output ripple voltage.

V_{OUT} ripple is given by:

$$\Delta V_{OUT} \leq \Delta I_{L}^{*} \left(\mathsf{ESR} + \frac{1}{8^{*} f^{*} C_{OUT}} \right)$$
(4)

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

10.4 Power MOSFET Selection and Efficiency Considerations

PL56002 requires two external N-channel power MOSFETs, the top switches Q1 and the bottom switches Q2. Important parameters for the power MOSFETs are the breakdown voltage $V_{BR, DSS}$, threshold voltage $V_{GS,TH}$, on-resistance $R_{DS(ON)}$, reverse transfer capacitance C_{RSS} and maximum current $I_{DS(MAX)}$. The drive voltage is set by the 6.6V VCC supply to make the MOSFETs selection more flexible.



10.5 Output voltage setting

The PL56002 output voltage is set by an external feedback resistive divider carefully placed across the output capacitor. The 1% resistance accuracy of this resistor divider is preferred. The resultant feedback signal is compared with the internal precision 2V voltage reference by the error amplifier. The output voltage is given by the equation:

$$V_{OUT} = 2V * \left(1 + \frac{R_1}{R_2}\right) \tag{5}$$

Where R_1 is the upper resistor and R_2 is the lower resistor in the feedback network.




11 PCB Layout

11.1 Guideline


Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.


- 1. The feedback network, should be kept close to the FB pin. Keep VBUS sensing path away from noisy nodes and preferably through a layer on the other side of shielding layer.
- 2. The input /output bypass capacitor must be placed as close as possible to the VIN/VBUS pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD. It is a good practice to place a ceramic cap near the VIN and VBUS pin to reduce the high frequency injection current.
- 3. Current sensing pairs (CSP,CSN) need to be placed carefully, Layout the lines symmetrically and keep them away from noisy nodes such as BST, SW, HG, LG etc. Connect these nodes directly to the two terminals of current sensing resistors Rcs1, Rcs2 to form an accurate Kelvin connection.

11.2 Application Examples












13 Packaging Information



TOP VIEW

SIDE VIEW

BOTTOM VIEW

| | | SYMBOL | MIN | NOM | MAX | |
|---------------------|----------|--------|---------------|---------|------|--|
| TOTAL THICKNESS | | A | 0.7 | 0.75 | 0.8 | |
| STAND OFF | | A1 | 0 | 0.02 | 0.05 | |
| MOLD THICKNESS | | A2 | 0.55 | | | |
| L/F THICKNESS | | A3 | 0.203 REF | | | |
| LEAD WIDTH | | b | 0.15 0.2 0.25 | | | |
| BODY SIZE | Х | D | 3 BSC | | | |
| BODT SIZE | Y | E | 3 BSC | | | |
| LEAD PITCH | | е | | 0.4 BSC | - | |
| EP SIZE | Х | D2 | 1.8 | 1.9 | 2 | |
| EP SIZE | Y | E2 | 1.8 | 1.9 | 2 | |
| LEAD LENGTH | | L | 0.15 | 0.25 | 0.35 | |
| LEAD TIP TO EXPOSED | PAD EDGE | к | | 0.3 REF | | |
| PACKAGE EDGE TOLERA | NCE | aaa | 0.1 | | | |
| MOLD FLATNESS | | ccc | 0.1 | | | |
| COPLANARITY | | eee | 0.08 | | | |
| LEAD OFFSET | | bbb | 0.07 | | | |
| EXPOSED PAD OFFSET | | fff | | 0.1 | | |
| | | | | | | |
| | | | ļ | | | |
| | | | | | | |

IMPORTANT NOTICE

Powlicon Inc. assumes no responsibility for any error which may appear in this document. Powlicon Inc. reserves the right to change devices or specifications detailed herein at any time without notice. Powlicon Inc. does not assume any liability arising out of the application or use of any product described herein; neither it does it convey any license under its patent rights, nor the rights of others. Powlicon Inc. products are not authorized for use as critical components in life support devices or systems without written approval letter from the Chief Executive Officer of Powlicon Inc. The use of products in such applications shall assume all risks of such use and will agree to not hold against Powlicon Inc. for any damage.