								F	REVIS	IONS										
LTR	DESCRIPTION										D	ATE (Y	'R-MO-I	DA)		APPF	ROVE	C		
																				-
REV SHEET	55	56	57	58	59															
REV	55	50	57	50	59															
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATUS OF SHEETS	5			RE	V															
UF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PARED ry Zahr						DE	FENS		P. O.	вох	3990				
STAN MICRO	CIR	CUI	т		CKED chael C	BY . Jones	3							vid U 3	, טחונ) 432 ⁻	10-300	50		
THIS DRAWIN FOR US	DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL		BLE		ROVED Monni					MIC (4)	ROC (32-	IRCU BIT) N	IT, HÌ MICR(ybrii Dcoi), DI NTRO	GITAL LLER	_, QL , +5	JAD, VOLI	r sui	PPLY
DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE			DRA	WING	APPRC 99-1	0VAL D 2-01	ATE		SIZE		CAG	E COD	E		50	62	.020	103		
AMSC	N/A			REV	ISION I	LEVEL					4	6	726	8	5962-98003					
										SHE	ET	1		OF	59)				
DSCC FORM 223																				

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents five product assurance classes, class D (lowest reliability), class E, (exceptions), class G (lowest high reliability), class H (high reliability), and class K, (highest reliability) and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN shall be as shown in the following example:



<u>I</u>	Device type	Generic number	<u>(</u>	Circuit function							
	01 <u>1</u> /	:	AD14160BB/QML-4 Quad digital signal processor, +5 V supply, 40 MHz, sixteen 40 megabyte/s link ports (4 from each processor), eight 40 megabit/s serial ports (2 from each procesor).								
	02	:	AD14160TB/QML-4 Quad digital signal processor, +5 V supply, 40 MHz, sixteen 40 megabyte/s link ports (4 from each processor), eight 40 megabit/s serial ports (2 from each procesor).								
1.2.3 <u>D</u> follows:	1.2.3 Device class designator. This device class designator shall be a single letter identifying the product assurance level as										
	Device class	Device	e performance docum	nentation							
ſ	D, E, G, H, or K	Certification	and qualification to N	IIL-PRF-38534							
1.2.4 <u>C</u>	1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:										
<u>(</u>	<u> Outline letter</u>	Descriptive designator	Terminals	Package s	<u>style</u>						
	XSee figure 11284 2/Ceramic ball grid array										
1.2.5 <u>L</u> e	1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38534.										
1.3 <u>Abs</u>	olute maximum r	atings. <u>3</u> /									
Input Outpu Load Juncti Juncti Solde											
 Inactive for new design. Not available from a QML-38534 manufacturer. The total number of solder balls is 1284, but only 452 require electrical attachment. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. See recommended solder reflow profile in figure 2. 											
	_	ANDARD RCUIT DRAWING	SIZE A		5962-98003						
D		LY CENTER COLUMBUS 6, OHIO 43216-5000		REVISION LEVEL	SHEET 2						

1.4 Recommended operating conditions.

Supply voltage (V _{DD})	+4.75 V dc to +5.25 V dc
Case operating temperature range (T _C):	
Device type 01	-40°C to +100°C
Device type 02	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-973	-	Configuration Management.
MIL-STD-1835	-	Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item performance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. Therefore, the tests and inspections herein may not be performed for the applicable device class (see MIL-PRF-38534). Futhermore, the manufacturers may take exceptions or use alternate methods to the tests and inspections herein and not perform them. However, the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Assembly recommendations for maximum reliability</u>. The assembly recommendations for maximum reliability shall be as specified on figure 2.

3.2.3 Lid deflection. The lid deflection shall be as specified on figure 3.

3.2.4 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 4.

3.2.5 Block diagram(s). The block diagram(s) shall be as specified on figure 5.

3.2.6 <u>Timing waveform(s)</u>. The timing waveform(s) shall be as specified on figure 6.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking of device(s)</u>. Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked as listed in MIL-HDBK-103 and QML-38534.

3.6 <u>Data</u>. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DSCC-VA) upon request.

3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets the performance requirements of MIL-PRF-38534 and herein.

3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2) T_C as specified in accordance with table I of method 1015 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

- b. Interim test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - (1) Static supply current (I_{DD}q).

Checks that current draw is not grossly excessive. Current exceeding 1.3 amperes on the module indicates failure. Normal measured current is about 0.5 amperes.

(2) Interconnects.

Checks for electrical continuity through the package leads and wirebonds, along with continuity of internal wiring within the module.

(3) Single processor functional.

A collection of test routines perform a rudimentary check of the basic functionally of each individual processor. The following individual processor units are tested: DAGs 1 and 2, timer, program sequencer, PX register, multiplier, data register file, shifter, ALU, link ports, serial ports, DMA, IOP registers, and memory.

(a) Serial port test.

This routine uses internal loopback to test basic operation of serial port 0 and serial port 1, by transmitting and receiving 16-bit words. In addition, the COMPare operation of the ALU and BitSET operation of the shifter are tested. Serial ports are tested at a clock rate of 10 MHz.

(b) Computation routine.

The routine tests basic operation of the ALU through ADD, SUBTRACT, and COMPare functions. In addition, the multiplier and DAGs are tested usings floating point multiply and load/write functions, while the shifter is tested with a BitSET function. All operations use 32-bit words.

(c) Link routine.

Using 32-bit data and internal memory to memory receive, basic operation of Link buffers 0 - 5 is tested. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(d) PX routine.

This routine tests basic operation of the PX register and short word addressing. The PX register is loaded with a 48-bit word, then the PX is read into memory. Short word addressing is used to read back, in 16-bit word segments, the 48-bit word from memory. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(e) Timer routine.

This routine will count down the timer until $t_{COUNT} = 0$, at which time an interrupt will occur, followed by a return to the code. This test will verify operation of the program sequencer, timer, ALU, COMPare function, and shifter BitSET function.

- (4) Multiprocessor functional.
 - (a) Interprocessor links: all tested using 2 times the clock rate (80 MHz).
 - (b) Multiprocessor memory space: each processor accesses and checks memory of the other three processors.
- c. Final electrical test parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

	T	ABLE I. Electrical performance c	characteristics	<u>s</u> .			
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Limits		Unit
		unless otherwise specified		-71	Min	Max	
High level input voltage 2/	V _{IH1}	V _{DD} = +5.25 V dc	1, 2, 3	01,02	2.0		V
High level input voltage <u>3</u> /	V _{IH2}	V _{DD} = +5.25 V dc	1, 2, 3	01,02	2.2		V
Low level input <u>2/3/</u> voltage	VIL	V _{DD} = +4.75 V dc	1, 2, 3	01,02		0.8	V
High level output voltage <u>4</u> /	V _{OH}	V _{DD} = +4.75 V dc, <u>5</u> / I _{OH} = -2.0 mA	1, 2, 3	01,02	4.1		V
Low level output voltage <u>4</u> /	V _{OL}	$V_{DD} = +4.75 \text{ V dc}, \qquad \underline{5}/1_{OL} = 4.0 \text{ mA}$	1, 2, 3	01,02		0.4	V
High level input <u>6</u> / <u>7</u> / <u>8</u> / current	ІН	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		10	μA
High level input <u>8/9/10</u> / current	I _{IHx4}	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		40	μA
Low level input current <u>6</u> /	IIL	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		10	μA
Low level input current <u>9</u> /	I _{ILx4}	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		40	μA
Low level input current <u>7</u> /	I _{ILP}	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		150	μA
Low level input <u>8</u> / <u>10</u> / <u>current</u> See footnotes at end of table.	I _{ILPx4}	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		600	μA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 6

	TABLE	I. Electrical performance charac	<u>teristics</u> - Cor	ntinued.			
Test	Symbol	s		Device types	Limits		Unit
		unless otherwise specified			Min	Max	
Three state <u>11/ 12/ 13</u> / <u>14</u> / leakage current	IOZH	V_{DD} = +5.25 V dc, V_{IN} = $V_{DD}MAX$	1, 2, 3	01,02		10	μA
Three state <u>15</u> / leakage current	I _{OZHx4}	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		40	μA
Three state leakage <u>11</u> / <u>16</u> / _current	I _{OZL}	V_{DD} = +5.25 V dc, V_{IN} = 0 V	1, 2, 3	01,02		10	μΑ
Three state leakage <u>15</u> / _current	I _{OZLx4}	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		40	μA
Three state leakage <u>16</u> / current	IOZHP	V_{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		350	μA
Three state leakage <u>14</u> / _current	IOZLC	V_{DD} = +5.25 V dc, V_{IN} = 0 V	1, 2, 3	01,02		1.5	mA
Three state leakage <u>17</u> / _current	I _{OZLA}	V _{DD} = +5.25 V dc, V _{IN} = 2 V	1, 2, 3	01,02		350	μA
Three state leakage <u>13</u> / current	IOZLAR	V _{DD} = +5.25 V dc, V _{IN} = 0 V dc	1, 2, 3	01,02		4.2	mA
Three state leakage <u>12</u> / _current	I _{OZLS}	V_{DD} = +5.25 V dc, V_{IN} = 0 V	1, 2, 3	01,02		150	μA
Supply current (internal) <u>18</u> /	IDDIN	t_{CK} = 25 ns, V_{DD} = MAX	1, 2, 3	01,02		2.92	А

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 7

Test Symbol Conditions 1/ unless otherwise specified Group A subgroups Device types Limits Unit Supply current (idle) 19/ IDDIDLE VDD = MAX 1, 2, 3 01 800 mA Input capacitance CiN t = 1 MHz, T_C = +25° C, V_IN = 2.5 V dc 01.02 20/ Functional tests See 4.3.1.c 7.8 01.02 CLKIN period 1CK See figure 6. 9, 10, 11 01.02 7 CLKIN width high 1CKR See figure 6. 9, 10, 11 01.02 41CK ns RESET pulse width low 1CKRF See figure 6. 21/ 9, 10, 11 01.02 41CK ns RESET pulse width low 22 IVRST See figure 6. 21/ 9, 10, 11 01.02 14.5 +DT/2 14.5 +DT/2 14.5 +DT/2 12 K RESET pulse width low 23/ ISRST See figure 6. 21/ 9, 10, 11 01.02 14.5 +DT/2 12 K 14.5 +DT/2 12 K 12 K +		TABLE	I. Electrical performan	ce charact	<u>eristics</u> - Co	ntinued.			
Supply current (idle) 19// 19 IDDIDLE VDD = MAX 1, 2, 3 01 Min Max Input capacitance Cl _N f = 1 MHz. T _C = +25 °C. V _{IN} = 2.5 V dc 01.02 20/ 1200 Input capacitance Cl _N f = 1 MHz. T _C = +25 °C. V _{IN} = 2.5 V dc 01.02 20/ Eunctional tests See 4.3.1.c 7.8 01.02 CLKIN width lingk tCKL See figure 6. 9, 10, 11 01.02 25 100 ns CLKIN width lingk tCKH 9, 10, 11 01.02 25 100 ns CLKIN width lingk tCKH 9, 10, 11 01.02 14.5 HZ 14.5	Test	Symbol		_			Lir	nits	Unit
$\begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			unless otherwise sp	ecified			Min	Мах	
$\begin{array}{ $	Supply current (idle) <u>19</u> /	IDDIDLE	V _{DD} = MAX		1, 2, 3	01		800	mA
Functional tests See 4.3.1.c 7.8 01.02 Image: Constraint of the sector of the s						02		1200	
CLCK Input Timing Requirements CLKIN width low lCKL See figure 6. 9, 10, 11 01,02 25 100 ns CLKIN width low lCKL See figure 6. 9, 10, 11 01,02 25 100 ns CLKIN width high lCKR Intervention lCKR Intervention	Input capacitance	C _{IN}	f = 1 MHz, T _C = +25° V _{IN} = 2.5 V dc	[°] C,		01,02		<u>20</u> /	
CLCK Input Timing Requirements CLKIN width low lCKL See figure 6. 9, 10, 11 01,02 25 100 ns CLKIN width low lCKL See figure 6. 9, 10, 11 01,02 25 100 ns CLKIN width high lCKR Intervention lCKR Intervention	Functional tests		See 4.3.1.c		7, 8	01,02			
CLKIN width low tCKL CLKIN width high tCKH CLKIN width high tCKH CLKIN width high tCKF Reset Timing Requirements 3 RESET pulse width low 22/ tWRST RESET setup before 23/ tSRST Interrupts Timing Requirements 14.5+DT/2 IRQ2.0 before 24/ tSIR REQUIN high tSIR IRQ2.0 before 24/ tSIR See figure 6. 21/ 9, 10, 11 01,02 14.5+DT/2 tCK IRQ2.0 before 24/ tSIR See figure 6. 21/ 9, 10, 11 01,02 18:02 to hold before 24/ tSIR IRQ2.0 hold before 25/ tPW See footnotes at end of table. SIZE A Z+tCK See footnotes at end of table. SIZE A REVISION LEVEL SPE2-98003 REVISION LEVEL SHEET 8		ments			•			·	
CLKIN width high tCKH CLKIN rise/fall (0.4 V- 2.0 V) tCKRF RESET pulse width low 222 tWRST RESET setup before 23/ tSRST RESET setup before 23/ tSRST Interrupts Timing Requirements 14.5+DT/2 tCK IRC2-0 old before 24/ tSIR CLKIN high See figure 6. 21/ 9, 10, 11 01,02 4t _{CK} ns IRC2-0 old before 24/ tSIR See figure 6. 21/ 9, 10, 11 01,02 18+3DT ns IRC2-0 old before 24/ tHIR See figure 6. 21/ 9, 10, 11 01,02 18+3DT ns IRC2-0 width pulse 25/ tIPW See figure 6. 21/ 9, 10, 11 01,02 18+3DT ns See footnotes at end of table. See figure 6. 21/ 9, 10, 11 01,02 12+3DT 12+3DT IRC2-0 width pulse 25/ tIPW See figure 6. 21/ 12+3DT IRC2-0 width pulse 25/ tIPW See figure 6. 21/ See figure 6. 21/ <t< td=""><td>CLKIN period</td><td>^tCK</td><td>See figure 6.</td><td></td><td>9, 10, 11</td><td>01,02</td><td>25</td><td>100</td><td>ns</td></t<>	CLKIN period	^t CK	See figure 6.		9, 10, 11	01,02	25	100	ns
CLKIN rise/fail (0.4 V - 2.0 V) tCKRF Reset Timing Requirements a RESET pulse width low 22/ CLKIN high tWRST See figure 6. 21/ (LKIN high) 9, 10, 11 01,02 4tCK ns Interrupts Timing Requirements 14.5+DT/2 tCK Interrupts Timing Requirements 14.5+DT/2 tCK Interrupts Timing Requirements 14.5+DT/2 tCK IRO2-0 setup before 24/ CLKIN high tSiR See figure 6. 21/ 9, 10, 11 01,02 18+3DT ns IRO2-0 hold before 24/ CLKIN high tSiR See figure 6. 21/ 9, 10, 11 01,02 18+3DT ns IRO2-0 hold before 24/ CLKIN high tPR See figure 6. 21/ 9, 10, 11 01,02 18+3DT ns IRO2-0 hold before 24/ CLKIN high tPR See figure 6. 21/ 9, 10, 11 01,02 12+3DT 12+3DT IRO2-0 width pulse 25/ See footnotes at end of table. SiZE See footnotes at end of table. SiZE See Sec.98003 BEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 REVISION LEVEL SHEET 8 SHEET	CLKIN width low	^t CKL					7		
Image: Construction of the section of the sectin of the section of the section of the section of the se	CLKIN width high	^t CKH	_				5		_
RESET pulse width low 22/ twrst See figure 6. 21/ 9, 10, 11 01.02 4t _{CK} ns RESET setup before 23/ tSRST tSRST 14.5+DT/2 t _{CK} ns Interrupts Timing Requirements 14.5+DT/2 t _{CK} 14.5+DT/2 t _{CK} ns IRQ2-0 setup before 24/ tSIR See figure 6. 21/ 9, 10, 11 01.02 18+3DT ns IRQ2-0 hold before 24/ tHIR See figure 6. 21/ 9, 10, 11 01.02 18+3DT ns IRQ2-0 hold before 24/ tHIR See figure 6. 21/ 9, 10, 11 01.02 18+3DT ns IRQ2-0 width pulse 25/ tIPW IPW IPW IPW IPW IPW See footnotes at end of table. SiZE	(0.4 V - 2.0 V)							3	
Standard Standard Size Size Size Size RC2.01 Migh Standard	Reset Timing Requirements	<u> </u>							
CLKIN high Site Site Site Site Interrupts Timing Requirements IRQ2:0 setup before 24/ tSIR See figure 6. 21/ 9, 10,11 01,02 18+3DT ns IRQ2:0 bold before 24/ tHIR See figure 6. 21/ 9, 10,11 01,02 18+3DT 12+3DT	RESET pulse width low 22/	^t WRST	See figure 6. <u>21</u> /		9, 10, 11	01,02	^{4t} CK		ns
IRQ2-0 setup before 24/ CLKIN high tSIR See figure 6. 21/ HIR 9, 10, 11 01,02 18+3DT /4 ns IRQ2-0 hold before 24/ CLKIN high tHIR 12+3DT /4 12+3DT /4 12+3DT /4 12+3DT IRQ2-0 width pulse 25/ VIPW tIPW State 5962-98003 See footnotes at end of table. SIZE A 5962-98003 MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 REVISION LEVEL SHEET 8	RESET setup before 23/ CLKIN high	^t SRST					14.5+DT/2	^t СК	
CLKIN high CLKIN high /4 IRQ2-0 hold before 24/ tHIR IRQ2-0 width pulse 25/ tIPW See footnotes at end of table. 2+t _{CK} See footnotes at end of table. 5962-98003 MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A 5962-98003 REVISION LEVEL SHEET 8	Interrupts Timing Requirem	ents							<u> </u>
STANDARD Size A Microcircuit Drawing Size 5962-98003 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET 8 8	IRQ2-0 setup before <u>24</u> / _CLKIN high	^t SIR	See figure 6. <u>21</u> /		9, 10 ,11	01,02			ns
Standard Size Microcircuit drawing Size DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET 8	IRQ2-0 hold before <u>24</u> / CLKIN high	^t HIR	-						_
STANDARD SIZE 5962-98003 MICROCIRCUIT DRAWING REVISION LEVEL SHEET DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET 0 REVISION LEVEL SHEET 8 8 8							2+t _{CK}		
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000A5962-98003REVISION LEVEL 8REVISION LEVEL 8SHEET 8				9175	-				
COLUMBUS, OHIO 43216-5000	MICROCIRCUIT DRAWING							5962-9	98003
			RE	VISION LI	EVEL		}		

	TABLE	I. Electrical performan	ice chara		Continued.			
Test	Symbol	Conditions <u></u> unless otherwise sp		Group A subgroups	Device types	Lin	nits	Unit
Timer Switching Characteria	stic	uniess otherwise sp	ecilieu			Min	Max	
CLKIN high to TIMEXP	^t DTEX	See figure 6. <u>21</u> /		9, 10, 11	01,02		15.5	ns
FLAGS Timing and Switchir		_		-, -,	- ,-			
FLAG2-0 _{IN} setup <u>26</u> / _before CLKIN high	^t SFI	See figure 6. <u>21</u> /		9, 10, 11	01,02	8+5DT/16		ns
FLAG2-0 _{IN} hold after <u>26</u> / _CLKIN high	tHFI					0 - 5DT / 16		_
F <u>LA</u> G <u>2-0</u> IN delay after <u>26</u> / 	^t DWRFI						5+7DT/16	-
F <u>LA</u> G <u>2-0_{IN} hold after <u>26</u>/ </u>	^t HFIWR					0.5		_
FLAG2-0 _{OUT} delay after _CLKIN high	^t DFO						16.5	_
FLAG2-0 _{OUT} hold after _CLKIN high	^t HFO					4		_
CLKIN high to FLAG2-0 _{OUT} _enable	^t DFOE					3		_
CLKIN high to FLAG2-0 _{OUT}	^t DFOD						14.5	
Memory Read - Bus Master	_							
Address delay to <u>28</u> / <u>29</u> / <u>data valid</u>	^t DAD	See figure 6. <u>21</u> / <u>27</u>	<u>7</u> /	9, 10, 11	01,02		17+DT+W	ns -
RD low to data valid <u>28</u> /	^t DRLD	-					11+5DT/D +W	-
Data hold from address <u>30</u> /	^t HDA					1.5		-
Data hold from RD high <u>30</u> /	^t HDRH					3		_
ACK delay from <u>29</u> / <u>31</u> / _address	^t DAAK						13+7DT/8 +W	_
ACK delay from \overline{RD} low $\underline{30}$ / See footnotes at end of table.	^t DSAK						7+DT/2 +W	
MICROCIRC	STANDARD MICROCIRCUIT DRAWING			IZE A			5962-9	98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				F	REVISION	LEVEL	SHEET 9)

	TABLE	I. Electrical performance	ce chara	acteristics - (Continued.			
Test	Symbol	Conditions <u>1</u>		Group A subgroups	Device types	Lim	its	Unit
Mamanu Daad - Dua Maatari	Timina and	unless otherwise spe				Min	Max	
Memory Read - Bus Master Address hold after RD high	tDRHA	See figure 6. <u>21</u> / <u>27</u> /		9, 10, 11	01,02	-1 + H		ns
Address to RD low 29/	^t DARL					1+3DT/8		
RD pulse width	^t RW					12.5+5DT/8 <u>+W</u>		_
R <u>D high</u> to WR, RD, DMAGx low	^t RWR					7.5+3DT/8 <u>+HI</u>		_
Address setup before <u>29</u> / <u>ADRCLK high</u> Memory Write - Bus Master	tSADADC	Switching Requirem	ents			-0.5 + DT/4		
ACK delay from <u>29</u> / <u>31</u> / address selects	^t DAAK	See figure 6. <u>21</u> / <u>27</u> /		9, 10, 11	01,02		13+7DT/8 +W	ns
ACK delay from WR <u>31</u> / low	^t DSAK						7+DT/2 +W	
A <u>ddr</u> ess, selects to <u>29</u> / 	^t DAWH					16+15DT/16 _+W		_
A <u>ddr</u> ess, selects to <u>29</u> / WR low	^t DAWL					2+3DT/8		_
WR pulse width	tww					12+9DT/16 <u>+W</u>		_
Data setup before WR high	^t DDWH					6+DT/2 <u>+W</u>		_
Address hold after WR deasserted	^t DWHA					0+DT/16 <u>+H</u>		_
D <u>ata</u> disabled after <u>32</u> / WR deasserted	^t DATRWH					0.5+DT/16 <u>+H</u>	7+DT/16 +H	_
W <u>R high t</u> o WR, RD, DMAGx low	^t WWR					7.5+7DT/16 <u>+H</u>		_
D <u>ata</u> dis <u>abl</u> e before <u>WR or RD low</u> See footnotes at end of table.	^t DDWR					4+3DT/8+1		
_	STANDARD MICROCIRCUIT DRAWING			ize A			5962-9	8003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				R	REVISION	LEVEL	SHEET 10)

	TABLE	I. Electrical performan	ce chara	cteristics -	Continued.			
Test	Symbol	Conditions	<u>1</u> /	Group A subgroups	Device types	Lir	mits	Unit
		unless otherwise spe		-		Min	Мах	
Memory Write - Bus Master	Timing and	Switching Requirem	<u>nents - C</u>	ontinued.			1	
WR low to data enabled	^t WDE	See figure 6. <u>21</u> / <u>27</u> /	,	9, 10, 11	01,02	-1.5+DT/16		ns
Address, selects to <u>29</u> / _ADRCLK high	^t SADADC					-0.5+DT/4		
Synchronous Read/Write - E	Bus Master	Timing and Switchin	<u>g Requi</u>	rements				1
Data setup before CLKIN	^t SSDATI	See figure 6. <u>21</u> / <u>27</u> /	,	9, 10, 11	01,02	3.5 + DT/8		ns
Data hold after CLKIN	^t HSDATI					3.5 - DT/8		
ACK delay <u>aft</u> er <u>29</u> / <u>31</u> / <u>add</u> re <u>ss, M</u> Sx, SW, BMS	^t DAAK						13+7DT/8 +W	
ACK setup before CLKIN 31/	^t SACKC					7 + DT/4		
ACK hold after CLKIN	^t HACKC					-1 - DT/4		
Address, MSx, BMS, SW, <u>29</u> / delay after CLKIN	^t DADRO						8 - DT/8	
Address, MSx,BMS,SW, <u>29</u> / hold after CLKIN	^t HADRO					-1 - DT/8		
PAGE delay after CLKIN	^t DPGC					9 + DT/8	16.5+DT/8	
 RD high delay after CLKIN	^t DRDO					-2 - DT/8	5 - DT/8	
WR high delay after CLKIN	^t DWRO					-3 - 3DT/16	5 - 3DT/16	
RD / WR low delay after CLKIN	^t DRWL					8 + DT/4	13.5+DT/4	
Data delay after CLKIN	^t SDDATO				01		20 + 5DT/16	
					02		20.5 + 5DT /16	
See footnotes at end of table.								
STANDARD MICROCIRCUIT DRAWING				ZE A			5962-98	3003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				ł	REVISION	LEVEL	SHEET 11	

	TABLE	I. Electrical performar	nce chara	acteristics - (Continued.			
Test	Symbol	Conditions 1	_	Group A subgroups	Device types	Lir	nits	Unit
Synchronous Read/Write - E	Rue Mastor	unless otherwise sp		romonte - C	Continued	Min	Max	
Data disable after CLKIN <u>32</u> /	^t DATTR	See figure 6. $21/2$	-	9, 10, 11	01,02	0 - DT/8	8 - DT/8	ns
ADRCLK delay after CLKIN	^t DADCCK					4 + DT/8	10.5 + DT/8	
ADRCLK period	^t ADRCK					^t CK		
ADRCLK width high	^t ADRCKH					(t _{CK} /2 - 2)		
ADRCLK width low	^t ADRCKL					(t _{CK} /2 - 2)		
Synchronous Read/Write - E	Bus Slave T	Timing and Switching	<u>g Requir</u>	ements				
Address, SW setup before CLKIN	^t SADRI	See figure 6. <u>21</u> / <u>2</u>	<u>7</u> /	9, 10, 11	01,02	15.5+DT/2		ns
Address, SW hold before _CLKIN	^t HADRI						5 + DT/2	
RD / WR low setup <u>33</u> / _before CLKIN	^t SRWLI					10+5DT/16		
RD / WR low hold	^t HRWLI				01	-4 - 5DT/16	7.5+7DT/16	
after CLKIN					02	-3.5 - 5DT / 16	8 + 7DT/16	
RD / WR pulse high	^t RWHPI				01,02	3		
Data setup before WR high	^t SDATWH					6		
Data hold after WR high	^t HDATWH					1.5		
Data delay after CLKIN	^t SDDATO				01		20+5DT/16	
					02		20.5 + 5DT /16	
Data disable after CLKIN <u>32</u> /	^t DATTR				01,02	0 - DT/8	8 - DT/8	
A <u>CK</u> delay after address <u>34</u> / _SW	^t DACKAD						10	
ACK disable after CLKIN <u>34</u> /	^t ACKTR					-1 - DT/8	7 - DT/8	
See footnotes at end of table.			1					
STANDARD MICROCIRCUIT DRAWING				IZE A			5962-98	3003
DEFENSE SUPPLY	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			F	REVISION	LEVEL	SHEET 12	

	TABLE	I. Electrical perform	mance chara	acteristics - (Continued			
Test	Symbol	Conditions	_	Group A subgroups	Device types	Lir	mits	Unit
Multiprocessor Bus Reques	t and Host	unless otherwise	-	na Require	ments	Min	Max	
HBG low to RD/WR/CS, valid	t _{HBGRCSV}	See figure 6. 21		9, 10, 11	01,02		19.5+5DT/4	ns
HBR setup before <u>36</u> / CLKIN	^t SHBRI					20+3DT/4		_
HBR hold before <u>36</u> / CLKIN	^t HHBRI						14+3DT/4	_
HBG setup before CLKIN	^t SHBGI					13+DT/2		_
HBG hold before CLKIN high	^t HHBGI				<u>01</u> 02		6 + DT/2 5.75+DT/2	-
BRx, CPA setup before <u>37</u> / CLKIN high	^t SBRI				01,02	13.5+DT/2		-
BRx, CPA hold before CLKIN high	^t HBRI						6 + DT/2	-
RPBA setup before CLKIN	^t SRPBAI					21.5+3DT/4		
RPBA hold before CLKIN	^t HRPBAI						12 + 3DT/4	_
HBG delay after CLKIN	^t DHBGO						7.5 - DT/8	_
HBG hold after CLKIN	^t HHBGO					-2 - DT/8		_
BRx delay after CLKIN	^t DBRO						8 - DT/8	_
BRx hold after CLKIN	^t HBRO					-2 - DT/8		_
CPA low delay after CLKIN	^t DCPAO						8.5 - DT/8	-
CPA disable after CLKIN	^t TRCPA					-2 - DT/8	5 - DT/8	
See footnotes at end of table.								
MICROCIRC	STANDARD MICROCIRCUIT DRAWING			IZE A			5962-98	8003
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			F	REVISION	LEVEL	SHEET 13	

	TABLE	I. <u>Electrical pe</u>	rform	ance chara	acteristics -	Continued.			
Test	Symbol	Condi		—	Group A subgroups	Device s types	Lir	nits	Unit
		unless other		-			Min	Max	
Multiprocessor Bus Reques	<u>st and Host</u>	Request Timi	ng a	nd Switchi	ng Require	ements - C	ontinued.	[1
REDY (O/ <u>D)</u> or (A/ <u>D)</u> <u>38</u> / low from CS and HBR low	^t DRDYCS	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02		9.5	ns
REDY (O/D) disable or <u>38/</u> REDY (A/D) high from HBG	^t TRDYHG						39.5+27DT /16		
R <u>ED</u> Y (<u>A/D</u>) disable from <u>38</u> / CS or HBR high	^t ARDYTR							11	
Asynchronous Read Cycle	<u>Fiming and</u>	Switching Re	quire	ements					
Address <u>se</u> tup/CS low <u>39</u> / before RD low	^t SADRDL	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02	1		ns
Address h <u>old</u> /CS hold low after RD	^t HADRDH						1		
RD/WR high width	^t WRWH						6		
RD high delay after REDY (O/D) disable	t _{DRDHRDY}						0.5		
RD high delay after REDY (A/D) disable	t _{DRDHRDY}						0.5		
Data valid before REDY disable from low	t _{SDATRDY}						1		
REDY (O/D) <u>or (</u> A/D) low delay after RD low	t _{DRDYRDL}							11	
REDY (O/D) or (A/D) low pulse width for read	t _{RDYPRD}						45 + DT		
Data disable after RD high	t _{HDARWH}						2	9.5	
Asynchronous Write Cycle	Timing and	Switching Re	quir	ements					
CS low setup before WR low	t _{SCSWRL}	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02	0		ns
CS low hold after WR high	^t HCSWRH						0.5		
Address setup before WR high	^t SADWRH						6		
See footnotes at end of table.				s	IZE				
STANDARD MICROCIRCUIT DRAWING			A			5962-9	98003		
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 1	4	

	TABLE I. Electrical performance characteristics - Continued.								
Test	Symbol	Conditio			Group A subgroup		Limits		Unit
		unless otherw		-			Min	Max	
Asynchronous Write Cycle	Timing and	Switching Req	uire	ments - (Continued.	•			<u> </u>
Address hold after WR _high	^t HADWRH	See figure 6. 2	<u>21</u> / _	<u>27</u> /	9, 10, 11	01,02	2.5		ns
WR low width	^t WWRL						7		_
RD/WR high width	^t WRWH						6		_
WR high delay after REDY (0/D) or (A/D) disable	t _{DWRHRDY}						0.5		
Data setup before WR high	^t SDATWH						6		
Data hold after WR high	^t HDATWH						1.5		
REDY (O/D <u>) or (A/D</u>) low _delay after WR/CS low	t _{drdywrl}							11	
REDY (O/D) or (A/D) low _pulse width for write	t _{RDYPWR}						15		_
REDY (O/D) or (A/D) disable _to CLKIN	t _{SRDYCK}						0.5+7DT/16	8+7DT/16	
Three State Timing - (Bus M	laster, Bus	Slave, HBR, SE	<u>3TS)</u>	Timing a	nd Switch	ing Require	ements		<u> </u>
SBTS setup before CLKIN	^t STSCK	See figure 6. 2	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02	12 + DT/2		ns
SBTS hold before CLKIN	^t HTSCK							6 + DT/2	_
Address/select enable after CLKIN	^t MIENA						-1.5 - DT/8		_
Strobes enable after <u>40</u> / _CLKIN	^t MIENS						-1.5 - DT/8		_
HBG enable after CLKIN	^t MIENHG						-1.5 - DT/8		_
Address select/disable after CLKIN	^t MITRA					01		1 - DT/4	
See footnotes at end of table.						02		1.15 - DT/4	<u> </u>
See looinoles at end of table.									
	STANDARD MICROCIRCUIT DRAWING				ZE A			5962-98	8003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 15		

	TABLE	I. Electrical per	rform	ance char	acteristics -	Continued.			
Test	Symbol	Conditi		_	Group A subgroup		Lir	nits	Unit
		unless other		-			Min	Max	
Three State Timing - (Bus M	laster, Bus	Slave, HBR, S	BTS)) Timing a	nd Switch	ing Require	ements - Con	tinued.	·
Strobes disable after <u>40</u> / _CLKIN	^t MITRS	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02		2.5 - DT/4	ns
HBG disable after CLKIN	^t MITRHG							2.5 - DT/4	_
Data enable after CLKIN 41/	^t DATEN						9 + 5DT/16		_
Data disable after CLKIN 41/	^t DATTR						0 - DT/8	8 - DT/8	
ACK enable after CLKIN <u>41</u> /	^t ACKEN						7.5 + DT/4		
ACK disable after CLKIN 41/	^t ACKTR						-1 - DT/8	7 - DT/8	
ADRCLK enable after <u>41</u> / _CLKIN	^t ADCEN						-2 - DT/8		
ADRCLK disable after <u>41</u> / CLKIN	^t ADCTR							8.5 - DT/4	
Memory interfac <u>e 42</u> / disable before HBG low	^t MTRHBG						-0.5 + DT/8		_
Memory interf <u>ace 42</u> / _enable after HBG low	^t MENHBG						18.5 + DT		
DMA Handshake Timing and	d Switching	g Requirement	S						
DMARx low setup <u>43</u> / before CLKIN	^t SDRLC	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02	5.5		ns
DMARx high setup <u>43</u> / before CLKIN	^t SDRHC						5.5		_
DMARx width low (nonsynchronous)	^t WDR						6		_
D <u>ata setu</u> p after <u>44</u> / DMAGx low	t _{SDATDGL}							9 + 5DT/8	_
Data hold after DMAGx high See footnotes at end of table.	t _{HDATIDG}						2.5		
				s	IZE			1	
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				A			5962-98	8003	
					REVISION	LEVEL	SHEET 16		

	דאפורי	Electrical parformer	ohoro	otoriotico	Continued			
		I. Electrical performance	e cnara					<u> </u>
Test	Symbol	Conditions <u>1</u> / unless otherwise speci	ified	Group A subgroups	Device types	Lir	nits	Unit -
DMA Handshake Timing and	d Switching	-				Min	Max	
D <u>ata valid</u> after <u>44</u> / _DMARx high	t _{DATDRH}	See figure 6. <u>21/ 27/</u>		9, 10, 11	01,02		15+7DT/8	ns
DMAGx low edge to low edge	^t DMARLL					23+7DT/8		
DMAGx width high	^t DMARH					6		
DMAGx low delay after CLKIN	^t DDGL					9 + DT/4	16 + DT/4	
DMAGx high width	^t WDGH					6 + 3DT/8		_
DMAGx low width	twdgl					12 + 5DT/8		
DMAGx high delay after CLKIN	^t HDGC					-2 - DT/8	7 - DT/8	_
D <u>ata valid</u> before <u>45</u> / _DMAGx high	t _{VDATDGH}					7+9DT/16		_
D <u>ata disa</u> ble after <u>32</u> / _DMAGx high	t _{DATRDGH}					-0.5	8	_
WR low before DMAGx low	^t DGWRL					-0.5	2.5	_
DMAGx low before WR high	^t DGWRH					9.5+5DT/8 <u>+W</u>		_
WR high before DMAGx high	^t DGWRR					0.5 + DT/16	3.5 + DT/16	_
RD low before DMAGx low	^t DGRDL				01	-0.75	2.5	-
RD low before DMAGx high	^t DRDGH				02 01,02	-1 10.5+9DT /16+W	2.5	_
RD high before DMAGx high	^t DGRDR					-0.5	3.5	
D <u>MAGx</u> high to WR, RD, DMAG low	^t DGWR					5+3DT/8 +HI		
See footnotes at end of table.							T	
MICROCIRC	STANDARD MICROCIRCUIT DRAWING			ZE A			5962-9	8003
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION	LEVEL	SHEET 17	

Test	Symbol	Condit		_	Group A subgroups	Device types	Liı	mits	Unit
DMA Handshake Timing and	d Switching	unless other		-			Min	Max	
-									
A <u>ddress/</u> select valid to DMAGx high	^t DADGH	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02	16 + DT		ns -
A <u>ddress/</u> select hold after _DMAGx high	^t DDGHA						-1.5		
Link Ports: 1 times Clock S	peed Opera	tion, Receive	Timi	ng and Sw	itching Re	quirement	S		<u> </u>
Data setup before LCLK low	^t SLDCL	See figure 6.	<u>21/</u>	<u>27</u> /	9, 10, 11	01,02	3.5		ns
Data hold after LCLK low	^t HLDCL						3		
LCLK period (1 x operation)	^t LCLKIW						^t CK		_
LCLK width low	t _{LCLKRWL}						6		-
LCLK width high	t _{LCLKRWH}						5		
LACK high delay after CLKIN high	^t DLAHC						18 + DT/2	29 + DT/2	_
LACK low delay after <u>46</u> / CLKIN high	^t DLALC						-3	13.5	-
LACK enable from CLKIN	^t ENDLK						5 + DT/2		_
LACK disable from CLKIN	^t TDLK							20.5 + DT/2	
Link Ports: 1 times Clock S	peed Opera	tion, Transmi	it Tim	ing and S	witching Re	equiremen	ts	- 	
LACK setup before LCLK high	^t SLACH	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01	18		ns
LACK hold after LCLK	tur cou					<u>02</u> 01,02	19.25 -7		-
high	^t HLACH						,		-
LCLK delay after CLKIN (1 x operation)	^t DLCLK					01		16	-
						02		16.5	-
Data delay after LCLK high	^t DLDCH					01,02		3.5	
See footnotes at end of table.								-	
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				ZE A			5962-98	8003	
				I	REVISION	LEVEL	SHEET 18		

Link Ports: 1 times Clock Speed Operation, Transmit Timing and Switching Requirements. Continued. Data hold after LCLK high H _{LDCH} See figure 6. 21/ 27/ 9, 10, 11 01.02 -3 ms LICK width low 1// CLKTWL See figure 6. 21/ 27/ 9, 10, 11 01.02 -3 ms LCLK width low 1// CLKTWL See figure 6. 21/ 27/ 9, 10, 11 01.02 -3 ms LCLK width high 1// CLKTWH See figure 6. 21/ 27/ 9, 10, 11 01.02 (c/// 2), 22 (c/// 2), 2		TABLE	I. Electrical performan	ce chara	acteristics	- Continued.			
Unit Ports: 1 times Clock Speed Operation. Transmit Timina and Switching Requirements. Continued. Data hold after LCLK high thLDCH See figure 6. 2.1/ 27/ 9, 10, 11 01,02 -3.3 ns LCLK width low LCLKTWL See figure 6. 2.1/ 27/ 9, 10, 11 01,02 -3.3 ns LCLK width high LCLKTWL See figure 6. 2.1/ 27/ 9, 10, 11 01,02 -3.3 ns LCLK width high LCLKTWH LCLKTWH See figure 6. 2.1/ 27/ 9, 10, 11 01,02 10,02 10,02 10,02 11,02 10,02 11,02 10,02	Test	Symbol					Li	mits	Unit
Data hold after LCLK high HILDCH See figure 6. 21/ 27/ 9, 10, 11 01.02 -3 m LCLK width low LCLKTWL LCLKTWL ICLKTWL ICLKTWL ICLKTWL ICLKTWL ICLKTWL ICLKTWL ICLKCL ICLKCLK ICLKCLKL IC	Link Dorto: 4 timos Clask C		•		uitebine I				
LCLK width low LCLKTWL IccLKTWL IccLKTWL IccLKTWL LCLK width high LcLKTWH IccLKTWH				-	-			ea.	ns
LCLK width high LCLKTWH LCLK width high LCLKTWH LCLK width high LCLKTWH LCLK low delay after LACK bLACLK LDAT, LCLK enable after tENDLK LCLK vidth high LCLKTWH LDAT, LCLK enable after tENDLK LCLK vidth high tENDLK LCLK ke enable after tENDLK LCLK Vidth high tENDLK LACK/LCLK fold after 427 tHues and 2 times Speed Operation Timing Regularements LACK/LCLK hold after 427 tHLCK LCLK width high tLCLKNWH LCLK vidth high tLCLKNWH LCLK vidth high tLCLKNWH LCLK width high tLCLKNWH		ILDCH		<u>_</u> /	0, 10, 1				
LCLK width high LCLKTWH LCLK width high L_CLKTWH LCLK width high L_CLKTWH LCLK low delay after LACK tbLACLK LDAT, LCLK enable after teNDLK LDAT, LCLK disable after tENDLK LDAT, LCLK setup 427 LDAT, LCLK setup 427 LACK/LCLK setup 427 LCLK width low tsLDCL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 Data setup before LCLK low tsLDCL LCLK width low tsLDCL LCLK width ligh tsLCLKRWH LACK login	LCLK width low	^t LCLKTWL				01	(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2$	
L L L L LCLK low delay after LACK tpLACLK 1 <t< td=""><td></td><td></td><td></td><td></td><td></td><td>02</td><td>(t_{Ck}/2) - 2</td><td>$(t_{Ck}/2) + 2.25$</td><td></td></t<>						02	(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2.25$	
LCLK low delay after LACK IDLACLK high 01 (ICK/2) + 8.5 (3*ICK/2) + 8.5 LDAT, LCLK enable after tENDLK 01,02 5 + DT/2 LDAT, LCLK disable after tTDLK 01,02 5 + DT/2 LACK/LCLK setup 47/ tSLCK See figure 6. 21/ 27/ 9, 10, 11 01,02 10 ns LACK/LCLK hold after 47/ tHLCK See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns LACK/LCLK hold after 47/ tHLCK See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns Data setup before LCLK low tSLDCL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns Data hold after LCLK low tHLDCL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns LCLK width low tLCLKWL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns LCLK width low tLCLKIW See figure 6. 21/ 27/ 9, 10, 11 01,02 4.25 1 LCLK width low tLCLKIW <td>LCLK width high</td> <td>t_{LCLKTWH}</td> <td></td> <td></td> <td></td> <td>01</td> <td>(t_{Ck}/2) - 2</td> <td>$(t_{Ck}/2) + 2$</td> <td></td>	LCLK width high	t _{LCLKTWH}				01	(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2$	
high Decent ++17.5'' LDAT, LCLK enable after CLKIN tENDLK 01,02 5+ DT/2 LDAT, LCLK disable after CLKIN tTDLK 01,02 5+ DT/2 LACK/LCLK setup 417.5'' 01,02 5+ DT/2 LACK/LCLK setup 417.5'' 01,02 5+ DT/2 LACK/LCLK setup 417.5'' 20.5 + DT/2 20.5 + DT/2 LACK/LCLK setup 417.5'' 20.5 + DT/2 20.5 + DT/2 LACK/LCLK hold after 427/ CLKIN low 41.0CK See figure 6. 21/ 27/ 9, 10, 11 01,02 10 ns Data setup before LCLK low SLDCL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns Data hold after LCLK low HLDCL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns LCLK width low tLCLKRWL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns LCLK width high t_LCLKRWL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.25 1 LCLK width high t_LCLKRWL Se						02	(t _{Ck} /2) - 2.25	$(t_{Ck}/2) + 2$	
LDAT, LCLK enable after tENDLK LDAT, LCLK disable after trDLK LDAT, LCLK disable after trDLK LDAT, LCLK disable after trDLK LINK Port Service Request Interrupts: 1 times and 2 times Speed Operation Timing Requirements 20.5 + DT/2 LIAK KALCLK setup 47/ before CLKIN low 47/ LACK/LCLK hold after 47/ LACK/LCLK hold after 47/ tHLCK CLKIN low See figure 6. 21/ 27/ Data setup before LCLK low tSLDCL See figure 6. 21/ 9, 10, 11 01.02 2.75 Data setup before LCLK low tHLDCL 2.25 1 LCLK period (2 x operation) tLCLKRWL 2 01 4.6 LCLK width low tLCLKRWH 10.02 4.25 1 LCLK width high tLCLKRWH 10.02 4.25 1 LACK high delay after tDLAHC 1 6 17.8 CLKIN high tblack 5 5 5 5 LCLK width high tLCLKRWH 5 1 1 1 1 1		t _{DLACLK}				01	$(t_{Ck}/2) + 8.5$	(3*t _{Ck} /2) +17.5	
CLKIN LINEX LDAT, LCLK disable after CLKIN TTDLK 20.5 + DT/2 Link Port Service Request Interrupts: 1 times and 2 times Speed Operation Timing Requirements 20.5 + DT/2 LACK/LCLK setup 47/ tSLCK before CLKIN low 47/ tSLCK LACK/LCLK hold after 47/ tHLCK CLKIN low 47/ tHLCK LACK/LCLK hold after 47/ tHLCK LACK/LCLK hold after 47/ tHLCK LACK/LCLK hold after 47/ tHLCK LACK/LCLK hold after 47/ tHLCK 2 LACK/LCLK hold after 47/ tHLCK 2 LACK/LCLK hold after LCLK low tSLDCL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.75 ns Data hold after LCLK low tHLDCL See figure 6. 21/ 27/ 9, 10, 11 01,02 2.25 1 LCLK width low tLCLKRWL See figure 6. 21/ 27/ 9, 10, 11 01,02 4.6 1 LACK high delay after tDLAHC State 4 01,02 4.25 1 1 LACK high delay after tDLAHC State 4						02	$(t_{Ck}/2) + 8.5$	(3*t _{Ck} /2) +18.5	
CLKIN Interviption interruption interuption interuptinter interruption interruptinterruptio		^t ENDLK				01,02	5 + DT/2		
LACK/LCLK setup 47/ tSLCK See figure 6. 21/ 27/ 9, 10, 11 01,02 10 ns LACK/LCLK hold after 42/ tHLCK 10 2	CLKÍN							20.5 + DT/2	
before CLKIN low CLKIN CLKIN <td>_</td> <td>nterrupts: 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	_	nterrupts: 1							
CLKIN low Itext	LACK/LCLK setup <u>47</u> / before CLKIN low	^t SLCK	See figure 6. <u>21</u> / <u>21</u>	<u>7</u> /	9, 10, 1	1 01,02	10		ns
Data setup before LCLK low tstdct See figure 6. 21/27/9 9, 10, 11 01,02 2.75 ns Data hold after LCLK low thLDCL itck itck itck/2	CLKIN low	-					2		
Data hold after LCLK low thLDCL LCLK period (2 x operation) tLCLKIW LCLK width low tLCLKRWL LCLK width high tLCLKRWL LCLK width high tLCLKRWH LCLK width high tLCLKRWH LACK high delay after tDLAHC CLKIN high tDLAHC CLKIN high tDLALC State footnotes at end of table.		peration, F							
LCLK period (2 x operation) tLCLKIW LCLK width low tLCLKRWL LCLK width high tLCLKRWH LCLK width high tLCLKRWH LACK high delay after tDLAHC CLKIN high tDLAHC ACK low delay after tDLAHC ACK low delay after tDLAHC ACK low delay after tDLAHC Standard tDLALC	Data setup before LCLK low	^t SLDCL	See figure 6. <u>21</u> / <u>21</u>	<u>7</u> /	9, 10, 1	1 01,02	2.75		ns
LCLK width low t t 01 4.6 LCLK width high t 01 4.6 LCLK width high t 01 4.25 LACK high delay after t 01,02 4.25 LACK high delay after t 18 + DT/2 31 + DT/2 LACK low delay after 46/ t 10,02 4.25 LACK low delay after 46/ t 0LALC 18 + DT/2 See footnotes at end of table. 5962-9800 MICROCIRCUIT DRAWING REVISION LEVEL SHEET	Data hold after LCLK low	^t HLDCL					2.25		
LCLK width high t _{LCLKRWH} LCLK width high t _{LCLKRWH} LACK high delay after tDLAHC LACK low delay after tDLAHC LACK low delay after tDLAHC LACK low delay after tDLALC LACK low delay after tDLALC LACK low delay after tDLALC StanDard 6 MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS CLUMBUS OHIO 43216-5000 REVISION LEVEL SHEET	LCLK period (2 x operation)	^t LCLKIW					tCK/2		
LCLK width high t_LCLKRWH LACK high delay after t_DLAHC LACK low delay after t_DLAHC LACK low delay after t_DLALC LACK low delay after t_DLALC LACK low delay after t_DLALC See footnotes at end of table. 6 Standard SIZE A SiZE A SiZE BEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET	LCLK width low	t _{LCLKRWL}				01	4.6		
LACK high delay after tDLAHC LACK high delay after tDLAHC LACK low delay after 46/ Standard 6 Standard 5962-9800 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL REVISION LEVEL SHEET						02	4.7		
CLKIN high DLNTO LACK low delay after 46/ LACK low delay after 46/ CLKIN high 6 See footnotes at end of table. Standard MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS OHIO 43216-5000 REVISION LEVEL	LCLK width high	t _{LCLKRWH}				01,02	4.25		
CLKIN high Stand See footnotes at end of table. STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS COLUMBUS REVISION LEVEL		^t DLAHC					18 + DT/2	31 + DT/2	
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS OHIO 43216-5000 REVISION LEVEL SHEET	CLKIN high						6	17.8	
STANDARD A 5962-9800 MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET	See footnotes at end of table.								
COLUMBUS OHIO 43216-5000 REVISION LEVEL SHEET								5962-98	3003
				REVISION	LEVEL	SHEET 19			

	TABLE	. Electrical performa	nce chara	acteristics -	Continued			
Test	Symbol	Conditions	_	Group A subgroups	Device types	Li	mits	Unit
		unless otherwise sp				Min	Max	
Link Ports: 2 times Speed C	peration, T	<u>ransmit Timing and</u>	Switchin	ng Require	ments			
LACK setup before LCLK high	^t SLACH	See figure 6. <u>21</u> / 2	<u>27</u> /	9, 10, 11	01	20.25		ns
LACK hold after LCLK	^t HLACH				02 01,02	<u>19.25</u> -6.5		-
LCLK delay after CLKIN (2 x operation)	^t DLCLK						8.5	_
Data delay after LCLK high	^t DLDCH				01		3.25	_
					02		3.35	_
Data hold after LCLK high	^t HLDCH				01,02	-2		_
LCLK width low	^t LCLKTWL					(t _{Ck} /4) - 1	(t _{Ck} /4) + 1.5	_
LCLK width high	t _{LCLKTWH}					(t _{Ck} /4) - 1.5	$(t_{Ck}/4) + 1$	_
LCLK low delay after LACK _high	t _{DLACLK}					(t _{Ck} /4) + 9	(3* t _{Ck} /4) +17	_
Link data set-up skew <u>48</u> /	^t SLSK						0.4 <u>49</u> /	_
Link data hold skew 50/	^t HLSK						3.3	
Serial Ports: External Clock	Timing Re	quirements						
TFS/RFS setup before <u>51</u> / _TCLK/RCLK	^t SFSE	See figure 6. <u>21</u> / <u>2</u>	<u>27</u> /	9, 10, 11	01,02	3.5		ns
TFS/RFS hold after 51/ 52/ TCLK/RCLK	tHFSE					4		_
Receive data setup <u>51</u> / _before RCLK	^t SDRE					1.5		_
Receive data hold <u>51</u> / _after RCLK	^t HDRE					4		_
TCLK/RCLK width	^t SCLKW					9		_
TCLK/RCLK period	^t SCLK					^t CK		
See footnotes at end of table.					-			
	STANDARD MICROCIRCUIT DRAWING			IZE A			5962-9	8003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 20	

	TABI F	I. Electrical perform	nance char	acteristics - (Continued			
Test	Symbol		Conditions <u>1</u> / Group A D		Device		nits	Unit
		unless otherwise	specified		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	_
Serial Ports: Internal Clock TFS setup before TCLK; 51/	_	See figure 6. <u>21</u> /	27/	9, 10, 11	01,02	8		ns
RFS setup before RCLK	^t SFSI	See ligule 0. <u>21</u> /	<u>21</u> /	9, 10, 11	01,02			-
TFS/RFS hold after <u>51/52/</u> TCLK/RCLK	^t HFSI					1		_
Receive data setup <u>51</u> / _before RCLK	^t SDRI					3		_
Receive data hold <u>51</u> / <u>after RCLK</u> Serial Ports: External or Inte		Switching Poquir	omonto			3		
RFS delay after RCLK 53/	tDFSE	See figure 6. 21/		9, 10, 11	01,02		13.5	ns
<u>(internally generated RFS)</u> RFS hold after RCLK <u>53</u> / (internally generated RFS)	^t HOFSE					3		-
Serial Ports: External Clock	Switching	Requirements						_ <u></u>
TFS delay after TCLK <u>53</u> / _(internally generated TFS)	^t DFSE	See figure 6. <u>21</u> /	<u>27</u> /	9, 10, 11	01,02		13.5	ns
TFS hold after TCLK <u>53</u> / (internally generated TFS)	^t HOFSE					3		_
Transmit data delay <u>53</u> / _after TCLK	^t DDTE						16.5	_
Transmit data hold <u>53</u> / _after TCLK	^t HDTE					5		
Serial Ports: Internal Clock	Switching	Requirements						
TFS delay after TCLK <u>53</u> / (internally generated TFS)	^t DFSI	See figure 6. 21/	<u>27</u> /	9, 10, 11	01,02		4.5	ns -
TFS hold after TCLK <u>53</u> / (internally generated TFS)	^t HOFSI					-1.5		_
Transmit data delay <u>53</u> / _after TCLK	^t DDTI						7.5	_
Transmit data hold <u>53</u> / _after TCLK	^t HDTI					0		_
TCLK/RCLK width	^t SCLKIW					(SCLK/2)-2	(SCLK/2)+2	
See footnotes at end of table.								
STANDARD MICROCIRCUIT DRAWING				IZE A			5962-9	8003
DEFENSE SUPPLY COLUMBUS, (F	REVISION	LEVEL	SHEET 21	

	TABLE	I. Electrical performar	nce chara	acteristics -	Continued.			
Test	Symbol	Conditions <u>1</u> / Group A Device L subgroups types			Li	mits	Unit	
Serial Ports: Enable and T	aroo Stato S	unless otherwise sp				Min	Max	
Data enable from <u>53</u> /		See figure 6. <u>21</u> / 2		9, 10, 11	01,02	3.5		ns
external TCLK	^t DDTEN		<u></u> /	3, 10, 11	01,02	0.0		
Data disable from <u>53</u> / _external TCLK	^t DDTTE						11	
Data enable from <u>53</u> / internal TCLK	^t DDTIN					0		
Data disable from <u>53</u> / internal TCLK	^t DDTTI						3	
TCLK/RCLK delay from CLKIN	^t DCLK						22.5+3DT/8	
SPORT disable after CLKIN	^t DPTR						17.5	
Serial Ports: Gated SCLK	with Externa	I TFS (Mesh Multipro	ocessing)				
TFS setup before <u>54</u> / CLKIN	^t STFSCK	See figure 6. <u>21</u> /		9, 10, 11	01	5		ns
					02	5.1		
TFS hold afterCLKIN 54/	^t HTFSCK				01,02	tCK/2		
Serial Ports: External Late	Frame Syno	switching Requiren	nents					· · · · ·
Data delay from late <u>55</u> / external TFS or RFS with MCE = 1, MFD = 0	^t DDTLFSE	See figure 6. <u>21</u> / <u>2</u>	<u>27</u> /	9, 10, 11	01,02		13.1	ns
Data enable from late $55/$ FS or MCE = 1, MFD = 0	t _{DDTENFS}					3		
JTAG Test Access Port En	nulatiom Tin	ning and Switching R	Requiren	nents				+
TCK period	^t тСК	See figure 6. <u>21</u> /		9, 10, 11	01,02	^t CK		ns
TDI, TMS, setup before TCK high	^t STAP					5.5		
TDI, TMS, hold after _TCK high	^t HTAP					6.5		
Systems inputs setup 56/	tSSYS				01	7		
before TCK low					02	8		
Systems inputs hold <u>56</u> / after TCK low	^t HSYS				01,02	18.5		
See footnotes at end of table				IZE				
STANDARD MICROCIRCUIT DRAWING				Α			5962-98	3003
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			I	REVISION L	EVEL	SHEET 22	

TABLE I. Electrical performance characteristics - Continued.									
Symbol	Conditions <u>1</u> /	subgroups					Device Limits	nits	Unit
	unless otherwise specified			Min	Max				
ulatiom Tim	ning and Switching Requiren	<u>nents - Conti</u>	nued.						
^t TRSTW	See figure 6. <u>21</u> /	9, 10, 11	01,02	^{4t} CK		ns			
^t DTDO					13.5	_			
^t DSYS					20				
	Symbol ulatiom Tin ^t TRSTW ^t DTDO	Symbol Conditions 1/ unless otherwise specified ulatiom Timing and Switching Requiren tTRSTW See figure 6. 21/ tDTDO Image: constraint of the second se	Symbol Conditions 1/ unless otherwise specified Group A subgroups ulatiom Timing and Switching Requirements - Conting tTRSTW See figure 6. 21/ 9, 10, 11 tDTDO 9, 10, 11	Symbol Conditions 1/ unless otherwise specified Group A subgroups Device types ulatiom Timing and Switching Requirements - Continued. tTRSTW See figure 6. 21/ 9, 10, 11 01,02 tDTDO Image: Continued for the second sec	Symbol Conditions 1/ Group A subgroups Device types Lir unless otherwise specified min Min ulatiom Timing and Switching Requirements - Continued. Min tTRSTW See figure 6. 21/ 9, 10, 11 01,02 4t _{CK} tDTDO Image: specified Image: specified Image: specified Image: specified	Symbol Conditions 1/ unless otherwise specified Group A subgroups Device types Limits ulatiom Timing and Switching Requirements - Continued. Min Max tTRSTW See figure 6. 21/ 9, 10, 11 01,02 4t _{CK} tDTDO 13.5			

Device type 01, -40° C \leq T_C \leq +100° C and +4.75 V dc \leq V_{DD} \leq +5.25 V dc, unless otherwise specified. 1/

- Device type 02, -55° C \leq T_C \leq +125° C and +4.75 V dc < V_{DD} \leq +5.25 V dc, unless <u>otherwise</u> specified. <u>Applies to input and bidirec</u>tional pins: DATA4<u>7-0</u>, ADDR31-0, RD, WR, SW, ACK, SBTS, IRQy2-0, FLAGy3-0, HBG, <u>2</u>/ CSy, DMAR1, DMAR2, BR6-1, IDy2-0, RPBA, CPAy, TFSy0, TFSy1, RFSy0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, BMSA, BMSBCD, TMS, TDI, TCK, HBR, DRy0, DRy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- Applies to input pins: CLKIN, RESET, TRST. <u>3</u>/

Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAGy3-0, 4/ TIMEXPy, HBG, REDY, DMAG1, DMAG2, BR6-1, CPAy, DTyO, DTy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1, TFSy0, TFSy1, RFSy0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, BMSA, BMSBCD, TDO, EMU. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.

- See "output drive currents" for typical drive current capabilities. <u>5</u>/
- Applies to input pins: IRQy2-0, CSy, IDy2-0, EBOOTA, LBOOTA. <u>6</u>/
- Applies to input pins with internal pull-ups: DRy0, DRy1, TDI. 7/

<u>8</u>/ Individual signals tested to limits of $I_{IH} = 10 \ \mu$ A and $I_{ILP} = 150 \ \mu$ A at die level prior to assembly. At the module level, all eight DR0 and DRy1 inputs connected together are tested to limits of IIH = 80 µA and IILP = 1200 µA

- 9/ Applies to bussed input pins: SBTS, HBR, DMAR1, DMAR2, RPBA, EBOOTBCD, LBOOTBCD, CLKIN, RESET, TCK.
- <u>10</u>/ Applies to bussed input pins with internal pull-ups: TRST, TMS.
- 11/ Applies to three statable pins and bidirectional pins; FLAGy3-0, BMSA, TD0, TFSy0, TFSy1, RFSy0, RFSy1. TFSy0, TFSy1, RFSy0, and RFSy1 are tested individually to the limits of $I_{OZH} = 10 \ \mu$ A and $I_{OZL} = 10 \ \mu$ A at die level. At the module level, eight pins connected together are tested to limits of $I_{OZH} = 80 \ \mu A$ and $I_{OZL} = 80 \ \mu A$.
- 12/ Applies to three statable pins with internal pull-ups: DTy0, DTy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1. Individual signals tested to limit of IOZH = 10 µA and IOZLS = 150 µA at die level. At the module level, eight serial port pins connected together are tested to limits of $I_{OZH} = 80 \ \mu A$ and $I_{OZLS} = 1200 \ \mu A$.

13/ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with a 2 k Ω resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership.)

<u>14</u> /	Applies	to	CPAy	pin.
-------------	---------	----	------	------

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 23

TABLE 1. Electrical performance characteristics - Continued.

- 15/ Applies to bussed three statable pins and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, HBG, REDY, DMAG1, DMAG2, BMSBCD, BR6-1, EMU. (Note that ACK is pulled up internally with a 2 k Ω resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership.) HBG and EMU are not tested for leakage current.
- 16/ Applies to three statable pins with internal pull-downs: LyxDAT3-0, LyxCLK, LyxACK. Only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- 17/ Applies to ACK pin when keeper latch enabled.
- 18/ Applies to VDD pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from cache each internal memory block, and one DMA transfer occurring form/to internal memory at t CK = 25 ns. Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers: $P_{TOTAL} = P_{INT} + P_{EXT}$. Internal power dissipation is $P_{INT} = I_{DDIN} \times V_{DD}$. The external component of total power dissipation is caused by the switching of output pins, and depends on: the number of pins that switch each cycle (O), the maximum frequency at which they can switch (f), the load capacitance per pin (C), the output voltage swing (V_{DD}): $P_{EXT} = O \times C \times V_{DD}^2 \times f$. Address and data pins can switch at $f = 1/(2t_{CK})$. WR can switch at 1/ t_{CK} . MSx pins switch at 1/ $(2t_{CK})$. <u>19</u>/ Applies to V_{DD} pins. Idle denotes like device type state during execution of IDLE instruction.
- 20/ Not tested. Nominal value of 15 pF derived through RC measurement at design characterization.
- 21/ Timing test limits are target limits for the module, based on calculated predictions only. The module is 100% production tested, and the test limits are guaranteed by design/analysis, and characterization testing (at TA = 25°C) of the individual discrete mircocontrollers. The limits shown are based on a CLKIN frequency of 40 MHz. DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns: $DT = t_{CK} - 25$ ns. Link and serial ports: all are 100% tested at die level, serial ports are 100% AC tested at module level, only Link Port 4 from each processor is AC tested at module level, then link and serial ports are DC tested at module level.
- 22/ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable V_{DD} and CLKIN (not including start-up time of external oscillator).
- Only required if multiple microcontrollers must come out of reset synchronous to CLKIN with program counters (PC) 23/ equal (i. e. for a SIMD system). Not required for multiple microcontrollers communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes it self automatically after reset.
- Only required for IRQx recognition in the following cycle.
- <u>25</u>/ Applies only if t_{SIR} and t_{HIR} requirements are not met.
- 26/ Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.
- 27/W = (number of wait states specified in WAIT register) times t_{CK}. HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0). H = t_{CK} (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0). I = t_{CK} (if bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
- <u>28</u>/ Data delay/setup: User must meet t_{DAD} or t_{DRLD} or synchronous specification t_{SSDATI}.
- 29/ For MSx, SW, and BMS, the falling edge is referenced.
- $\overline{30}$ / Data hold: User must meet t_{HDA} or t_{HDRH} or synchronous specification t_{HDATI}. To determine system hold time, the data output hold time in a particular system, first calculate t_{DECAY} = C_L ΔV / I_L. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i. e. t_{HDWD} for the write cycle).
- 31/ ACK delay/setup: User must meet tDSAK or tDAAK or synchronous specification tSACKC
- <u>32</u>/ To determine system hold time, the data output hold time in a particular system, first calculate t_{DECAY} = C_L $\Delta V / I_L$. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three state current (per data line). The hold time will be tDECAY plus the minimum disable time (i. e. tHDWD for the write cvcle).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 24

- 33/ tSRWLI(min) = 10 + 5DT/16, when multiprocessor memory space wait state (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, $t_{SRWII}(min) = 4.5 + DT/8$.
- 34/ tDACKAD is true only if the address and SW inputs have setup times (before CLKIN) greater than 10.5 + DT/8 and less than 19 + 3DT/4. If the address and SW inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with a M field match will respond with ACK reguardless of the state of MMSWS or strobes. A slave will three state ACK every cycle with tACKTR.
- 35/ For first asynchronous access after HBR and CS asserted, ADDR 31-0 must be a non-MMS value 1/2t_{CK} before RD or WR goes low or by tHBGRCSV after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted.
- 36/ Only required for recognition in the current cycle.
- 37/ CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
- 38/(O/D) = open drain, (A/D) = active drain.
- 39/ Not required if RD and address are valid t_{HBGRCSV} after HBG goes low. For first access after HBR asserted, ADDR
 31-0 must be a non-MMS value 1/2t_{CK} before RD or WR goes low or by t_{HBGRCSV} after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. For address bits to be driven during asynchronous host accesses, see QML manufacturer.
- 40/ Strobes = RD, WR, SW, PAGE, and DMAG.
- 41/ In addition to bus master transition cycles, these specifications also apply to bus master and bus slave synchronous read/write.
- 42/ Memory interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, and BMS (in EPROM boot mode).
- 43/ Only required for recognition in the current cycle.
- tSDATDGL is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if 44/ DMARx low holds off completion of the write, the data can be driven tDATDRH after DMARx is brought high.
- 45/ tVDATDGH is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then tVDATDGH = 7 + 9DT/16 + (n * t_{CK}) where "n" equals the number of extra cycles that the access is prolonged.
- 46/ LACK will go low with to I al C relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receivers link buffer is not about to fill.
- 47/ Only required for interrupt recognition in the current cycle.
- 48/ t_{SLSK} is the maximum delay that can be introduced in the transmission path of LDATA relative LCLK: tSLSK = (tLCLKTWH - tDLDCH)min - tSLDCLmax.
- <u>49</u>/ If link port 2 is transmitter, $t_{SI,SK} = 0.23$ ns. Because of this small margin, extreme care must be taken in system design. If adequate setup time cannot be assured, link port operation should be limited to 1X, or system CLKIN frequency should be reduced to increase the setup margin at 2X.
- t_{HLSK} is the maximum delay that can be introduced in the transmission path of LCLK relative to LDATA: 50/ tHLSK = (tLCLKTWL - tHLDCH)min - tHLDCLmax.
- 51/ Reference to sample edge.
- 52/ RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.
- 53/ Reference to drive edge.
- 54/ Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.
- IDy2-0, RPBA, IRQ2-0, FLAG3-0, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LXCLK, LXACK, EBOOT, LBOOT, BMS, CLKIN, RESET.
- 57/ System outputs = DATA47-0, ADDR31-0, MS3-0, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAG1, DMAG2, BR6-1, CPA, FLAG3-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, BMS.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 25





NOTES:

- 1. A classical dog bone style pad or a pad with microvia should be used. A solder pad diameter of 0.65 mm is recommended. The pad should be non-soldermask defined. A solder paste print of 0.7 mm diameter with a thickness of 0.15 to 0.2 mm is recommended. Normal solder paste alloy can be used, example, 60/40, 63/37, and so on.
- 2. Card level reliability should be determined by the customer, based upon the specific application. TCE mismatch of the ceramic module and printed circuit board can result in stress failures based upon the extremes of the temperature cycles and the magnitude of the TCE mismatch. Recent studies of the temperature cycle effects using semi-continuous monitoring of the resistance has shown the assemblies capable of surviving 400 temperature cycles of -40°C to +125°C ambient, when assembled to standard FR4 board. Based on these results and the Coffin/Manson acceleration factor equation, a life in excess of 10 years is predicted when the device is operated at room temperature and cycled once a day from +25°C to +75°C ambient, again when considering the worst case condition of a standard FR4 board. Other life predictions can be calculated based upon specific thermal cycling extremes and frequency.
- 3. Literature indicates extended life can be obtained by using printed circuit board material which matches the TCE of the ceramic within ±2 PPM, such as Arlon 85NT. Quoted material in no way should be construed as a recommendation of that material, but is only provided to give customers additional information and alternatives. Thermal cycle life is affected by the specific board and application: therefore the customer should conduct their own tests for their specific application.
- 4. There are a series of daisy chain contacts (TEST1, TEST2, through TEST16) available on the package which, if wired up in the final assembly could be used to monitor the relability of the package interconnect on the actual board, in real time and warn of any impending failure. Refer to the Approved Source data sheet for additional design features of the package.

FIGURE 2. Assembly recommendations for maximum reliability.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 27



Device type		01 and 02						
Case	outline	Х			Х			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 B2 B3 B4 B5 B6	(GND) (GND)	B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B22 B23 B24 B25 B26 B27 B28 B26 B27 B28 B29 B30 B31 B32 B33 B34 B35 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11	(unused) (un	C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31 C32 C33 C34 C35 C36 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15	(unused) (unused) (unused) (GND) (VDD) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (Unused) (GND) (unused) (Un	D119 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E18 E19	(VDD) (unused) (GND) (unused) (CND) (unused) (CND) (unused) (CND) (unused) (CND) (unused) (CND) (unused) (CND) (unused) (CND) (Unused) (CND) (CN	
B7 B8 B9	(unused) (unused) (unused)	C12 C13 C14	(unused) (unused) (unused)	D16 D17 D18	(GND) (unused) (VDD)	E20 E21 E22	(unused) (unused) (GND)	

See note at end of table.

FIGURE 4. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 29

Devi	Device type 01 and 02						
Case	e outline				Х		
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
E23 E24 E25 E26 E27 E28 E29 E31 E32 E32 E33 E31 E32 E34 E36 F12 F34 F56 F78 F90 F112 F134 F16 F17 F189 F21 F22 F23 F25 F26 F22 F26 F22 F22 F26 F22 F26 F22 F26 F22 F27 F22 F22 F22 F22 F22 F22 F22 F22	(unused) (GND) (unuse	$\begin{array}{c} F27\\F28\\F29\\F30\\F31\\F32\\F33\\F34\\F35\\G1\\G2\\G3\\G4\\G5\\G6\\G7\\G8\\G9\\G10\\G11\\G12\\G13\\G14\\G15\\G16\\G17\\G18\\G20\\G21\\G22\\G23\\G24\\G25\\G26\\G27\\G28\\G29\\G30\\\end{array}$	(GND) (unused) (unused) (unused) (unused) (unused)	$ \begin{array}{c} G31\\ G32\\ G33\\ G33\\ G36\\ H1\\ H2\\ H3\\ H5\\ H6\\ F7\\ H9\\ H11\\ H12\\ H13\\ H15\\ H16\\ H17\\ H19\\ H22\\ H22\\ H25\\ H26\\ H27\\ H29\\ H30\\ H32\\ H33\\ H34\\ \end{array} $	(unused) (GND) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (TEST11) LB1ACK LB1DAT0 LB1DAT1 LB2DAT2 LB2DAT3 RCLKA1 RCLKA0 REDY VDD GND VDD (TEST14) (unused) (GND) (Unused) (GND) (Unused) (CND) (CND) (Unused) (CND) (CND) (CND) (CND) (CND) (CND) (CND) (CND) (CND) (CND) (CND) (CND)	H35 H36 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J20 J21 J22 J23 J24 J26 J27 J28 J20 J31 J32 J33 J34 J35 J36 K1 K2	(unused) (GND) (unused) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (TEST11) DATA10 LB2ACK LB2DAT0 LB2DAT1 GND VDD DRA1 DRA0 ACK PAGE GND VDD DRA1 DRA0 ACK PAGE GND VDD (Unused) (Unu

FIGURE 4. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98003
		REVISION LEVEL	SHEET 30

Device type Case outline		01 and 02 X						
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 K21 K22 K23 K24 K25 K26 K27 K28 K29 K30 K31 K32 K33 K34 K35 K36 L1 L2 L3 L4 L5 L6 enote at e	(unused) (GND) (unused) (GND) (unused) (GND) (unused) GND DATA21 DATA11 LB3ACK LB3CLK LB3DAT0 LB3DAT0 LB3DAT1 LB3DAT2 LB3DAT3 TFSA1 T <u>FSA1</u> T <u>FSA0</u> CSA LA1ACK LA1DAT3 (LA1DAT1 LA1DAT1 LA1DAT2 LA1DAT3 (unused) (GND) (unused) (GND) (unused) (GND) (unused) (Unused) (L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L20 L21 L22 L23 L24 L25 L26 L27 L28 L29 L30 L31 L32 L33 L34 L35 L36 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10	(GND) (unused) (TEST10) DATA30 DATA22 DATA12 LB4ACK LB4DAT0 LB4DAT0 LB4DAT1 LB4DAT2 LB4DAT3 TCLKA1 <u>TCLKA0</u> RESET LA2ACK LA2DAT3 (TEST15) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (Unuse	M11 M12 M13 M14 M15 M16 M17 M18 M19 M20 M21 M22 M23 M24 M25 M26 M27 M28 M29 M30 M31 M32 M33 M34 M35 M36 N1 N2 N3 M34 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14	DATA23 DATA13 DATA2 <u>DATA0</u> <u>DMAG1</u> <u>DMAG1</u> DMAR1 DMAR2 VDD DTA1 <u>DTA0</u> CPAA LA3ACK LA3CLK LA3DAT0 LA3DAT0 LA3DAT1 LA3DAT2 LA3DAT3 VDD (TEST15) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (DD) (Unused) (Unused) (DD) (Unused) (DD) (Unused) (DD) (Unused) (DD) (DD) (DD) RCLKB0 DATA33 DATA14 DATA14	N15 N16 N17 N18 N20 N21 N22 N23 N24 N25 N26 N27 N28 N29 N30 N31 N32 N33 N34 N35 N36 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18	DMAG2 SBTS (unused) (unused) (unused) (unused) (unused) (unused) (unused) (A4ACK LA4DAT0 LA4DAT1 LA4DAT2 LA4DAT3 GND (GND) (unused) (unuse	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 31

Device type Case outline		01 and 02 X						
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal Terminal number symbol		Terminal number	Terminal symbol	
P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 P30 P31 P32 P33 P34 P35 P36 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R22 R22 R33 R4 R5 R5 R5 R5 R5 R5 R5 R5 R5 R5 R5 R5 R5	(unused) (unused) (unused) GND GND GND GND GND (DA1 IDA2 (unused) (GND) (unused) (Un	$\begin{array}{c} \text{R23} \\ \text{R24} \\ \text{R25} \\ \text{R26} \\ \text{R27} \\ \text{R28} \\ \text{R29} \\ \text{R30} \\ \text{R31} \\ \text{R32} \\ \text{R33} \\ \text{R34} \\ \text{R35} \\ \text{R36} \\ \text{T1} \\ \text{T2} \\ \text{T3} \\ \text{T4} \\ \text{T5} \\ \text{T6} \\ \text{T7} \\ \text{T8} \\ \text{T9} \\ \text{T10} \\ \text{T11} \\ \text{T12} \\ \text{T13} \\ \text{T14} \\ \text{T15} \\ \text{T16} \\ \text{T17} \\ \text{T18} \\ \text{T19} \\ \text{T20} \\ \text{T21} \\ \text{T22} \\ \text{T23} \\ \text{T24} \\ \text{T25} \\ \text{T26} \\ \end{array}$	RPBA MS0 MS1 MS2 MS3 IDA0 LBOOTA (GND) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) CND DRB1 TCLKB0 DRB1 TCLKB0 DRB1 TCLKB0 DATA35 DATA27 DATA17 DATA6 VDD GND GND GND GND GND GND GND GND GND G	$\begin{array}{c} T27\\ T28\\ T29\\ T30\\ T31\\ T32\\ T33\\ T34\\ T35\\ T36\\ U1\\ U2\\ U3\\ U4\\ U5\\ U6\\ U7\\ U8\\ U9\\ U10\\ U11\\ U12\\ U13\\ U4\\ U55\\ U6\\ U7\\ U8\\ U9\\ U10\\ U11\\ U12\\ U13\\ U14\\ U15\\ U16\\ U17\\ U18\\ U19\\ U20\\ U21\\ U22\\ U23\\ U24\\ U25\\ U26\\ U27\\ U28\\ U29\\ U30\\ \end{array}$	ADDR31 IRQA0 EBOOTA GND (GND) (unused) (GND) (unused) (GND) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (Unuse	U31 U32 U33 U34 U35 U36 V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 V29 V21 V22 V23 V24 V25 V26 V27 V28 V29 V21 V22 V33 V4 V33 V4 V33 V4 V5 V10 V11 V12 V33 V4 V10 V11 V12 V33 V4 V10 V11 V12 V33 V4 V10 V11 V12 V33 V4 V10 V11 V12 V33 V4 V10 V11 V12 V33 V4 V10 V11 V12 V13 V10 V11 V12 V13 V10 V11 V12 V13 V14 V15 V10 V11 V12 V13 V14 V15 V10 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V33 V24 V33 V14 V15 V16 V17 V18 V19 V20 V21 V22 V33 V44 V55 V10 V11 V12 V13 V14 V15 V16 V17 V17 V18 V19 V20 V21 V21 V22 V33 V44 V15 V16 V17 V18 V19 V20 V21 V22 V33 V44 V55 V16 V17 V18 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V22 V23 V24 V25 V26 V27 V23 V24 V22 V23 V24 V25 V26 V27 V23 V24 V25 V26 V27 V28 V27 V28 V27 V28 V29 V20 V21 V22 V23 V24 V25 V26 V27 V28 V29 V20 V21 V22 V23 V24 V25 V26 V27 V28 V29 V20 V21 V22 V23 V24 V27 V28 V29 V20 V21 V22 V23 V24 V27 V28 V29 V20 V21 V27 V28 V29 V20 V21 V27 V28 V29 V20 V21 V28 V29 V20 V21 V28 V29 V20 V21 V28 V29 V20 V21 V28 V29 V20 V21 V28 V29 V30 V30 V31 V32 V30 V31 V32 V33 V32 V33 V33 V34 V33 V34 V33 V34 V33 V34 V33 V34 V34	(TEST16) (unused) (unused) (unused) (unused) (GND) (GND) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (TEST9) CSB TCLKB1 DATA45 DATA45 DATA37 DATA28 DATA19 DATA8 FLAGB0 FLAGB1 FLAGB2 FLAGB3 VDD VDD GND VDD GND VDD BMSA GND ADDR20 ADDR21 ADDR22 ADDR23 FLAGA0 FLAGA1 TIMEXPA (TEST16) (VDD) (VDD) (CND) (VDD) (CND)	

FIGURE 4. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 32

Device type		01 and 02							
Case	outline		Х						
Terminal	Terminal	Terminal	Terminal	Terminal	Terminal	Terminal	Terminal		
number	symbol	number	symbol	number	symbol	number	symbol		
V35	(VDD)	Y3	(unused)	AA7	<u>GND</u>	AB11	RSFC1		
V36	(GND)	Y4	(unused)	AA8	HBR	AB12	RFSC0		
W1	(GND)	Y5	(unused)	AA9	BR2	AB13	TDOB		
W2	(GND)	Y6	(TEST8)	AA10	CPAB	AB14	(unused)		
W3	(VDD)	Y7	VDD	AA11	DATA44	AB15	(unused)		
W4	(VDD)	Y8	SW	AA12	DATA42	AB16	(GND)		
W5	(VDD)	Y9	BR1	AA13	DATA40	AB17	(GND)		
W6	(TEST8)	Y10	DATA<47>	AA14	(unused)	AB18	(GND)		
W7	(GND)	Y11	DATA<43>	AA15 AA16	(unused)	AB19	(GND)		
W8	DTB1	Y12	DATA<41>	AA16	GND	AB20	VDD		
W9	DATA46	Y13	DATA<39>	AA17	GND	AB21	VDD		
W10	DATA38	Y14	(unused)	AA18	GND	AB22	VDD		
W11	DATA29	Y15	(unused)	AA19	GND	AB23	VDD		
W12	DATA20	Y16	GND	AA20	GND	AB24	ADDR4		
W13	DATA9	Y17	GND	AA21	VDD	AB25	ADDR5		
W14	(unused)	Y18	VDD	AA22	VDD	AB26	ADDR6		
W15	(unused)	Y19	VDD	AA23	GND	AB27	ADDR7		
W16	GND	Y20	VDD	AA24	ADDR8	AB28	FLAGD2		
W17	VDD	Y21	VDD	AA25	ADDR9	AB29	IRQD2		
W18	VDD	Y22	GND	AA26	ADDR10	AB30	(GND)		
W19	VDD	Y23	GND	AA27	ADDR11	AB31	(unused)		
W20	GND	Y24	ADDR12	AA28	FLAG01	AB32	(GND)		
W21	VDD	Y25	ADDR13	AA29	IRQD1	AB33	(unused)		
W22	VDD	Y26	ADDR14	AA30	VDD	AB34	(unused)		
W23	GND	Y27	ADDR15	AA31	(GND)	AB35	(unused)		
W24	ADDR16	Y28	<u>FLA</u> GD0	AA32	(unused)	AB36	(GND)		
W25	ADDR17	Y29	IRQD0	AA33	(GND)	AC1	(GND)		
W26	ADDR18	Y30	(GND)	AA34	(unused)	AC2	(unused)		
W27	ADDR19	Y31	(TEST1)	AA35	(unused)	AC3	(unused)		
W28	FLAGA3	Y32	(unused)	AA36	(GND)	AC4	(GND)		
W29	FLAGA2	Y33	(unused)	AB1	(GND)	AC5	(unused)		
W30	TDI	Y34	(unused)	AB2	(unused)	AC6	(GND)		
W31 W32	(TEST1) (VDD)	Y35 Y36	(unused)	AB3 AB4	(unused)	AC7 AC8	(unused)		
W33	(VDD)	AA1	(GND) (GND)	AB5	(unused) (GND)	AC9	GND BR4		
W34	(GND)	AA2	(unused)	AB6	(unused)	AC10	FLAGC0		
W35	VDD	AA3	(unused)	AB7	<u>(GND)</u>	AC11	RCLKC1		
W36	(GND)	AA4	(GND)	AB8	<u>HB</u> G	AC12	RCLKC0		
Y1	(GND)	AA5	(unused)	AB9	BR3	AC13	ADRCLK		
Y2	(unused)	AA6	(GND)	AB10	(GND)	AC14	VDD		

FIGURE 4.	Terminal coni	nections -	Continued.
	Torrinina oorn	100010110	contantaoa.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 33

Device type		01 and 02							
Case	outline		Х						
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol		
AC15 AC16 AC17 AC18 AC19 AC20 AC21 AC22 AC23 AC24 AC25 AC26 AC27 AC28 AC29 AC30 AC31 AC31 AC32 AC33 AC34 AC35 AC36 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18	VDD VDD GND GND VDD VDD VDD VDD VDD VDD VDD (ADDR1 ADDR2 ADDR3 FLAGD3 VDD (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (Unused) (CDD) (CPAC) (CSC) (CND)	AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31 AD32 AD33 AD33 AD33 AD35 AD36 AE1 AE2 AE3 AE4 AE5 AE6 AE7 AE8 AE10 AE11 AE12 AE13 AE14 AE15 AE16 AE17 AE18 AE17 AE18 AE19 AE21 AE21	RFSD1 <u>RFSD0</u> BMSBCD LD1ACK LD1CLK LD1DAT0 LD1DAT1 LD1DAT2 LD1DAT3 TIMEXPD GND (GND) (Unused)	$\begin{array}{c} AE23\\ AE24\\ AE25\\ AE26\\ AE27\\ AE28\\ AE29\\ AE30\\ AE31\\ AE33\\ AE33\\ AE33\\ AE33\\ AE33\\ AE35\\ AE36\\ AF1\\ AF2\\ AF3\\ AF6\\ AF7\\ AF9\\ AF11\\ AF13\\ AF14\\ AF15\\ AF16\\ AF17\\ AF18\\ AF16\\ AF17\\ AF18\\ AF12\\ AF23\\ AF24\\ AF25\\ AF26\\ AF26\\$	LD2CLK LD2DAT0 LD2DAT1 LD2DAT2 LD2DAT3 VDD (TEST2) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (Unused) (LD2DAT1 LC2DAT1 LC2DAT3 DRD1 DRD1 DRD0 RD LD3ACK LD3CLK LD3DAT1 LD3DAT1	AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AF35 AF36 AG1 AG2 AG3 AG4 AG5 AG6 AG7 AG8 AG6 AG7 AG8 AG9 AG10 AG11 AG12 AG13 AG14 AG15 AG16 AG17 AG18 AG19 AG20 AG21 AG22 AG23 AG24 AG25 AG26 AG27 AG28 AG29 AG30	LD3DAT3 (TEST2) (unused) (GND) (unused) (unused) (unused) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) TC1 DTC0 IRQC0 IRQC1 IRQC0 IRQC1 IRQC2 IDC0 IRQC1 IRQC2 IDC0 IDC1 IDC2 TFSD1 T <u>FSD1</u> T <u>FSD0</u> CSD LD4ACK LD4CAT1 LD4DAT3 (unused) (GND) (Unused) (GND)		

FIGURE 4.	Terminal	connections	- Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 34

Device type		01 and 02						
Case	outline	Х						
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
			())				(N	
AG31	(GND)	AH35	(unused)	AK3	(unused)	AL7	(unused)	
AG32	(unused)	AH36	(GND)	AK4	(unused)	AL8	(GND)	
AG33	(GND)	AJ1	(GND)	AK5	(GND)	AL9	(unused)	
AG34	(unused)	AJ2	(unused)	AK6	(unused)	AL10	(GND)	
AG35	(unused)	AJ3	(unused)	AK7	(GND)	AL11	(unused)	
AG36	(GND)	AJ4	(GND)	AK8	(unused)	AL12	(GND)	
AH1	(GND)	AJ5	(unused)	AK9	(GND)	AL13	(unused)	
AH2	(unused)	AJ6	(GND)	AK10	(unused)	AL14	(GND)	
AH3	(unused)	AJ7	(unused)	AK11	(GND)	AL15	(unused)	
AH4	(unused)	AJ8	(GND)	AK12	(unused)	AL16	(GND)	
AH5	(GND)	AJ9	(unused)	AK13	(GND)	AL17	(TEST5)	
AH6	(unused)	AJ10	(GND)	AK14	(unused)	AL18	(TEST5)	
AH7	(GND)	AJ11	(unused)	AK15	(GND)	AL19	(TEST4)	
AH8	(unused)	AJ12	(TEST6)	AK16	GND	AL20	(TEST4)	
AH9	(GND)	AJ13	LC4ACK	AK17	VDD	AL21	(GND)	
AH10	(unused)	AJ14	LC4CLK	AK18	GND	AL22	(unused)	
AH11	(TEST6)	AJ15	LC4DAT0	AK19	VDD	AL23	(GND)	
AH12	` VDD ´	AJ16	LC4DAT1	AK20	VDD	AL24	(unused)	
AH13	LC3ACK	AJ17	LC4DAT2	AK21	GND	AL25	(GND)	
AH14	LC3CLK	AJ18	LC4DAT3	AK22	(GND)	AL26	(unused)	
AH15	LC3DAT0	AJ19	DTD1	AK23	(unused)	AL27	(GND)	
AH16	LC3DAT1	AJ20	DTD0	AK24	`(GND)´	AL28	(unused)	
AH17	LC3DAT2	AJ21	CPAD	AK25	(unused)	AL29	(GND)	
AH18	LC3DAT3	AJ22	TDO	AK26	(GND)	AL30	(unused)	
AH19	TCLKD1	AJ23	LBOOTBCD	AK27	(unused)	AL31	(GND)	
AH20	TCLKD0	AJ24	TCK	AK28	(GND)	AL32	(unused)	
AH21	IDD0	AJ25	(TEST3)	AK29	(unused)	AL33	(GND)	
AH22	IDD1	AJ26	(unused)	AK30	(GND)	AL34	(unused)	
AH23	IDD2	AJ27	(GND)	AK31	(unused)	AL35	(unused)	
AH24	EBOOTBCD	AJ28	(unused)	AK32	(GND)	AL36	(GND)	
AH25	TDOC	AJ29	(GND)	AK33	(unused)	AM1	(GND)	
AH26	(TEST3)	AJ30	(unused)	AK34	(unused)	AM2	(unused)	
AH27	(unused)	AJ31	(GND)	AK35	(unused)	AM3	(unused)	
AH28	(GND)	AJ32	(unused)	AK36	(GND)	AM4	(unused)	
AH29	(unused)	AJ33	(GND)	AL1	(GND)	AM5	(GND)	
AH30	(GND)	AJ34	(unused)	AL2	(unused)	AM6	(unused)	
AH30 AH31	(unused)	AJ34 AJ35	(unused)	AL2 AL3	(unused)	AM7	(GND)	
AH31 AH32	(GND)	AJ35 AJ36	(GND)	AL3 AL4	(GND)	AM8	(unused)	
AH32 AH33	(unused)	AJ30 AK1	(GND)	AL4 AL5	(unused)	AM9	(GND)	
AH33 AH34	(unused)	AK1 AK2	(unused)	ALS AL6	(GND)	AM10	(unused)	

FIGURE 4. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 35

Device type Case outline		01 and 02					
		x					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
AM11	(GND)	AN16	(GND)	AP21	(unused)	AR27	(unused)
AM12	(unused)	AN17	(unused)	AP22	(unused)	AR28	(unused)
AM13	(GND)	AN18	(VDD)	AP23	(unused)	AR29	(unused)
AM14	(unused)	AN19	(VDD)	AP24	(unused)	AR30	(unused)
AM15	(GND)	AN20	(unused)	AP25	(unused)	AR31	(unused)
AM16	(unused)	AN21	(GND)	AP26	(unused)	AR32	(unused)
AM17	(unused)	AN22	(unused)	AP27	(unused)	AR33	(unused)
AM18	`(VDD)´	AN23	(GND)	AP28	(unused)	AR34	(unused)
AM19	(VDD)	AN24	(unused)	AP29	(unused)	AR35	(GND)
AM20	(unused)	AN25	(GND)	AP30	(unused)	AT3	(GND)
AM21	(unused)	AN26	(unused)	AP31	(unused)	AT4	(GND)
AM22	(GND)	AN27	`(GND)	AP32	(unused)	AT5	(GND)
AM23	(unused)	AN28	(unused)	AP33	(GND)	AT6	(GND)
AM24	(GND)	AN29	`(GND)	AP34	(unused)	AT7	(GND)
AM25	(unused)	AN30	(unused)	AP35	`(VDD)´	AT8	(GND)
AM26	`(GND)	AN31	`(GND)	AP36	(GND)	AT9	(GND)
AM27	(unused)	AN32	(unused)	AR2	(GND)	AT10	(GND)
AM28	(GND)	AN33	`(GND)	AR3	(unused)	AT11	(GND)
AM29	(unused)	AN34	(unused)	AR4	(unused)	AT12	(GND)
AM30	`(GND)	AN35	(unused)	AR5	(unused)	AT13	(GND)
AM31	(unused)	AN36	(GND)	AR6	(unused)	AT14	(GND)
AM32	(GND)	AP1	(GND)	AR7	(unused)	AT15	(GND)
AM33	(unused)	AP2	(GND)	AR8	(unused)	AT16	(GND)
AM34	(unused)	AP3	(unused)	AR9	(unused)	AT17	(GND)
AM35	(unused)	AP4	(VDD)	AR10	(unused)	AT18	(GND)
AM36	`(GND)	AP5	(unused)	AR11	(unused)	AT19	(GND)
AN1	(GND)	AP6	(unused)	AR12	(unused)	AT20	(GND)
AN2	(unused)	AP7	(unused)	AR13	(unused)	AT21	(GND)
AN3	(unused)	AP8	(unused)	AR14	(unused)	AT22	(GND)
AN4	(GND)	AP9	(unused)	AR15	(unused)	AT23	(GND)
AN5	(unused)	AP10	(unused)	AR16	(unused)	AT24	(GND)
AN6	(GND)	AP11	(unused)	AR17	(unused)	AT25	(GND)
AN7	(unused)	AP12	(unused)	AR18	(unused)	AT26	(GND)
AN8	(GND)	AP13	(unused)	AR19	(unused)	AT27	(GND)
AN9	(unused)	AP14	(unused)	AR20	(unused)	AT28	(GND)
AN10	(GND)	AP15	(unused)	AR21	(unused)	AT29	(GND)
AN11	(unused)	AP16	(unused)	AR22	(unused)	AT30	(GND)
AN12	(GND)	AP17	(unused)	AR23	(unused)	AT31	(GND)
AN13	(unused)	AP18	`(GND)´	AR24	(unused)	AT32	(GND)
AN14	(GND)	AP19	(VDD)	AR25	(unused)	AT33	(GND)
AN15	(unused)	AP20	(unused)	AR26	(unused)	AT34	(GND)

NOTE:

Terminal symbols encolsed within parentheses are redundant pins beyond the standard package 452 leads. These are not required to be connected. Pins labeled "(unused)" are not electrically connected. Pins labeled (VDD) and (GND) are redundant power and ground connections. Pins labeled (TESTn), n = 1 through 16, are daisy chain test pin pairs.

FIGURE 4. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 36


























APR 97





TABLE II. Electrical test requirements.

MIL-PRF-38534 test requirements	Subgroups (in accordance with MIL-PRF-38534, group A test table)
Interim electrical parameters	Paragraph 4.2.b
Final electrical parameters	Paragraph 4.2.b*, 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11
Group C end-point electrical parameters	1, 7, 9
End-point electrical parameters for radiation hardness assurance (RHA) devices	Not applicable

* PDA applies to paragraph 4.2.b, functional testing.

4.3 <u>Conformance and periodic inspections</u>. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534 and as specified herein.

4.3.1 <u>Group A inspection (CI)</u>. Group A inspection shall be in accordance with MIL-PRF-38534 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 shall be omitted.
- c. Subgroups 7 and 8 shall include verification of the functionality of the device.
- 4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.
- 4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) T_C as specified in accordance with table I of method 1005 of MIL-STD-883.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.
- 4.3.5 Radiation hardness assurance (RHA) insepction. RHA inspection is currently not applicable to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 52

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38534.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P. O. Box 3990, Columbus, Ohio 43216-5000, or telephone (614) 692-0512.

6.6 <u>Sources of supply</u>. Sources of supply are listed in MIL-HDBK-103 and QML-38534. The vendors listed in MIL-HDBK-103 and QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 53

TABLE III. Pin functions.							
Terminal symbol	Type <u>1</u> /		Fund	ction			
ADDR31-0	I/O/T	External Bus Address. (Common to all processors). The module outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/writes on the internal memory or IOP registers of slave processors. The module inputs addresses when a host processor or multiprocessing bus master is reading or writing the internal memory or IOP registers of internal processors.					
DATA47-0	I/O/T	External Bus DATA. (Commo instructions on these pins. 32 data is transferred over bits 47 is transferred over bits 47 - 8 c 16 of the bus. In PROM boot r resistors on unused DATA pin	-bit single-precis ' - 16 of the bus. of the bus. 16-bit mode, 8-bit data	ion floating-point data and 40-bit extended-precision short word data is transfe is transferred over bits 23	l 32-bit fixed-point n floating-point data erred over bits 31 -		
MS3-0	0/Т	selects for the corresponding to in the individual processors sy decoded memory address line When no external memory acc however, when a <u>con</u> ditional n condition is true. MS0 can be	Memory Select Lines. (Common to all processors). These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the individual processors system control registers (SYSCON). The MS3-0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS3-0 lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. MS0 can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In multiprocessing system, the MS3-0 lines are output by the bus master.				
RD	I/O/T	Memory Read Strobe. (Common to all processors). This pin is asserted (low) when the processor reads from external devices or when the internal memory of internal processors is being accessed. External devices (including other processors) must assert RD to read from the processors internal memory. In a multiprocessing system, RD is output by the bus master and is input by all other processors.					
WR	I/O/T	Memory Write Strobe. (Common to all processors). This pin is asserted (low) when the processor writes from external devices or when the internal memory of internal processors is being accessed. External devices (including other processors) must assert WR to write from the processors internal memory. In a multiprocessing system, WR is output by the bus master and is input by all other processors.					
PAGE	0/Т	DRAM Page Boundary. (Com that an external DRAM page b in the individual processor's m implemented in external memo accesses. In a multiprocessin	oundary has bee emory control re ory Bank 0; the P	en crossed. DRAM page s gister (WAIT). DRAM car PAGE signal can only be a	size must be defined only be ctivated for Bank 0		
ADRCLK	0/Т	Clock Output Reference. (Cor ADRCLK is output by the bus		essors). In a multiprocess	sing system,		
sw	I/O/T						
See footnotes at end of table.							
	STANI MICROCIRCU		SIZE A		5962-98003		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET 54			

	TABLE III. Pin functions - Continued.					
Terminal symbol	Type <u>1</u> /	Function				
АСК	I/O/S	Memory Acknowledge. (Common to all processors). External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The module deasserts ACK, as an output, to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave processor deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.				
SBTS	I/S	Suspend Bus Three State. (C SBTS (low) to place the extern imped <u>ence</u> state for the follow while <u>SBT</u> S is asserted, th <u>e pr</u> until SBTS is deasserted. SB module deadlock, or used with	nal bus address, c ring cycle. If the n rocessor will halt a TS should only be	data, selects, and strobes ir nodule attempts to access and the memory access wil a used to recover from the h	n a high external memory I not be completed	
HBR	I/A	Host Bus Request. (Common request control of the module's system, the processor that is to relinquish the bus, <u>the</u> process impedance state. HBR has pr multiprocessing system.	s external bus. Wous master will related as a constant will relate the address of	hen HBR is asserted in a <u>r</u> linquish the bus and assert dress, data, select, a <u>nd stro</u>	<u>multi</u> processor HBG. To bbe lines in a high	
HBG	I/O	Host Bus Grant. (Common to all processors). Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the module until HBR is released. In a multiprocessing system, HBG is output by the processor bus master and is monitored by all others.				
CSA	I/A	Chip Select. Asserted by host processor to select processor-A.				
CSB	I/A	Chip Select. Asserted by host processor to select processor-B.				
csc	I/A	Chip Select. Asserted by host processor to select processor-C.				
CSD	I/A	Chip Select. Asserted by host processor to select processor-D.				
REDY (O/D)	0	O Host Bus Acknowledge. (Common to all processors). The module deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSON register of indiviual processors to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted.				
BR6-1	BR6-1I/O/SMultiprocessing Bus Requests. (Common to all processor). Used by multiprocessing processors to arbitrate for bus mastership. A processor only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessing system with less than six processors the unused BRx pins should be pulled high; BR4-1 must not be pulled high or low because they are outputs.					
See footnotes at	end of table.					
	STAND		SIZE A		5962-98003	
DEFEN	SE SUPPLY C	ENTER COLUMBUS IIO 43216-5000		REVISION LEVEL	SHEET 55	

		TABLE III. <u>Pin fur</u>	nctions - Continue	ed.		
Terminal symbol	Type <u>1</u> /	Function				
IDy2-0	I	Multiprocessing ID. (Individual ID2-0 from y = processor-A, -B, -C, -D). Determines which multiprocessing bus request (BR1 - BR6) is used by the individual processors. ID = 001 corresponds to BR1, ID = 010 corresponds to BR2 and so on. ID = 000 is reserved for single processor systems. These lines are a system configuration selection, which should be hardwired or only changed at reset.				
RPBA	I/S	Rotating Priority Bus Arbitration rotating priority fot multiprocess priority is selected. This signal same value on every processed must be changed in the same	sor bus arbitrational is a system con or. If the value of	on is selected. When RPBA figuration selection that mu RPBA is changed during s	A is low, fixed Ist be set to the	
CPAy (O/D)	I/O	Core Priority Access (y = proc processor of a <u>bus</u> slave to int external bus. CPA is an open if this function is r <u>equi</u> red. Th individually. The CPA pin has not required in a system, the C	errupt backgrour d <u>rain</u> output that e CPA pin of eac an internal 5 koł	nd DMA transfers and gain t is connected to all process h internal processor is brou nm pull-up resistor. If core	access to the sors in the system, ght out	
DTy0	O/T	Data Transmit (y = processor up resistors.	-A, -B, -C, -D). D)T pin has four parallel 50 k	ohm internal pull-	
DRy0	I	Data Receive (y = processor - up resistors.	A, -B, -C, -D). D	R pin has four parallel 50 k	ohm internal pull-	
TCLKy0	I/O	Transmit Clock (y = processor -A, -B, -C, -D). TCLK pin has four parallel 50 kohm internal pull-up resistors.				
RCLKy0	I/O	Receiver Clock (y = processor pull-up resistors.	r -A, -B, -C, -D).	RCLK pin has four parallel	50 kohm internal	
TFSy0	I/O	Transmit Frame Sync (y = pro	cessor -A, -B, -C	, -D).		
RFSy0	I/O	Receiver Frame Sync (y = pro	cessor -A, -B, -C	, -D).		
DTy1	O/T	Data Transmit (Serial port 1 in kohm internal pull-up resistor.		cessor-A, -B, -C, -D). Each	n DT pin has a 50	
DRy1	I	Data Receive (Serial port 1 in kohm internal pull-up resistor.		cessor-A, -B, -C, -D). Each	DR pin has a 50	
TCLKy1	I/O	Transmit Clock (Serial port 1 i 50 kohm internal pull-up resis		ocessor-A, -B, -C, -D). Eac	h TCLK pin has a	
RCLKy1	I/O	Receive Clock (Serial port 1 ir 50 kohm internal pull-up resis		ocessor-A, -B, -C, -D). Eac	h RCLK pin has a	
TFSy1	I/O	Transmit Frame Sync (Serial	oort 1 individual f	rom processor-A, -B, -C, -D)).	
RFSy1	I/O	Receive Frame Sync (Serial port 1 individual from processor-A, -B, -C, -D).				
See footnotes at	ee footnotes at end of table.					
	STANI MICROCIRCU		SIZE A		5962-98003	
DEFENS	SE SUPPLY C	ENTER COLUMBUS IIO 43216-5000		REVISION LEVEL	SHEET 56	

	TABLE III. Pin functions Continued.				
Terminal symbol	Type <u>1</u> /	Function			
FLAGy3-0	I/O/A	FLAG Pins. (FLAG3-0 individ control bits as either an input output, it can be used to sign	or output. As an	input, it can be tested as a	is configured by condition. As an
IRQy2-0	I/A	Interrupt Request Lines. (Inc edge-triggered or level-sensi		om y = processor-A, -B, -C,	-D). May be either
DMAR1	I/A	DMA Request 1 (DMA Chann	nel 7). Common to	o processor-A, -B, -C, -D.	
DMAR2	I/A	DMA Request 1 (DMA Chanr	nel 8). Common to	o processor-A, -B, -C, -D.	
DMAG1	O/T	DMA Grant 1 (DMA Channel	7). Common to p	rocessor-A, -B, -C, -D.	
DMAG2	O/T	DMA Grant 2 (DMA Channel	8). Common to p	rocessor-A, -B, -C, -D.	
LyxCLK	I/O	Link Port Clock (y = processo has a 50 kohm internal pull-u the LCOM register, of the pro	p resistor which is		
LyxDAT3-0	I/O	Link Port Data (y = processor-A, -B, -C, -D; x = Link Ports 1, 2, 3, 4), $\underline{2}$ /. Each LyxDAT pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.			
LyxACK	I/O	Link Port Acknowledge (y = processor-A, -B, -C, -D; x = Link Ports 1, 2, 3, 4), $2/$. Each LyxACK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.			
BMSA	I/O/T <u>3</u> /	Boot Memory Select. Output: Used as chip select for boot <u>EP</u> ROM devices (when EBOOTA = 1, LBOOTA = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-A will begin executing instructions from external memory. See table in note 3. This input is a system configuration selection which should be hardwired.			
EBOOTA	Ι	EPROM Boot Select. (processor-A) When EBOOTA is high, processor- <u>A is configured for</u> booting from an 8-bit EPROM. When EBOOTA is low, the LBOOTA and BMSA inputs determine booting mode for processor-A. See table in note 3. This signal is a configuration selection which should be hardwired.			
LBOOTA	I	Link Boot. When LBOOTA is LBOOTA is low, processor-A table in note 3. This signal is	is configured for I	host processor booting or n	o booting. See
See footnotes at end of table.					
	STAND		SIZE A		5962-98003
DEFEN	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET 57

TABLE III. Pin functions - Continued.					
Terminal symbol	Туре <u>1</u> /	Function			
EBOOTBCD	I	EPROM Boot Select. (Common to processor-B, -C, -D). When EBOOTBCD is high, processor-B, -C, -D are configured for booting from an 8-bit EPROM. When EBOOTBCD is low, the LBOOTBCD and BMSBCD inputs determine booting mode for processor-B, -C, and -D. See table in note 3. This signal is a system configuration selection which should be hardwired.			
LBOOTBCD	I	LINK Boot. (Common to prod -D are configured for link port are configured for host proce a system configuration select	t booting. When I ssor booting or no	LBOOTBCD is low, multipro booting. See table in not	ocessor-B, -C, -D
BMSBCD	I/O/T <u>3</u> /	Boot Memory Select. Output EBOOTBCD = 1, LBOOTBCI master. Input: When low, in- will begin executing instruction system configuration selection	D = 0). In a multip dicates that no bo ons from external	processor system, BMS is o poting will occur and that pr memory. See table in note	output by the bus ocessor-B, -C, -D
TIMEXPy	0	Timer Expired. (Individual TI cycles when the timer is enabled	MEXP from y = pr bled and t _{count} de	rocessor-A, -B, -C, -D). As ecrements to zero.	serted for four
CLKIN	I	Clock In. (Common to all pro cycle rate is equal to CLKIN. minimum specified frequency	CLKIN may not b		
RESET	I/A	Module Reset. (Common to input must be asserted (low)		Resets the module to a kno	wn state. This
тск	I	Test Clock (JTAG). (Common to all processors). Provides an asynchronous clock for JTAG boundary scan.			
TMS	I/S	Test Mode Select (JTAG). (Common to all processors). Used to control the test state machine. TMS has four parallel 20 kohm internal pull-up resistors.			
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic chain starting at processor-A. TDI has a 20 kohm pull-up resistor.			
TDO	0	Test Data Output (JTAG). Se processor-D.	erial scan output o	of the boundary scan chain	path, from
TRST	I/A	Test Reset (JTAG). Commor must be a <u>ssert</u> ed (pulsed low module. TRST has four para	/) after power-up (or held low for proper opera	
EMU(O/D)	0	Emulation Status. (Common module's target board test co		. Pin AD15 must be conne	ected to the
VDD	Р	Power Supply. Nominally +5.	0 V dc.		
GND	G	Power supply returns. The lid	I to the module is	electrically connected to G	ND.
See footnotes on	the following pa	age.			
	STAND		SIZE A		5962-98003
DEFENS		NTER COLUMBUS		REVISION LEVEL	SHEET 58

TABLE III. Pin functions - Continued.

NOTES:

<u>1</u>/ Type: A = asynchronous, A/D = active drive, G = ground, I = input, O = output, O/D = open drain, P = power supply, S = synchronous, T = three state (when SBTS is asserted, or when the module is a bus slave).

Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN(or to TCK for TRST).

Unused inputs should be tied or pulled to VDD o<u>r GN</u>D, except for ADDR31-0, DATA47-0, FLAG3-0, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS, and TDI) - these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

ID pins are hardwired internally.

- 2/ LINK PORTS 0 and 5 are connected internally between processors -A, -B, -C, and -D.
- $\underline{3}$ Three statable only in EPROM boot mode (when \overline{BMS} is an output).

EBOOT	LBOOT	BMS	Booting Mode
1	0	output	EPROM (connect BMS to EPROM chip select)
0	0	1 (input)	Host processor
0	1	1 (input)	Link port
0	0	0 (input)	No booting. Processor executes from external memory.
0	1	0 (input)	Reserved
1	1	x (input)	Reserved

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 59

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 99-12-01

Approved sources of supply for SMD 5962-98003 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38534 during the next revision. MIL-HDBK-103 and QML-38534 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38534.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9800301HXA <u>3</u> /	24355	AD14160BB/QML-4
5962-9800302HXA	24355	AD14160TB/QML-4

- 1/ The lead finish shown for each PIN, representing a hermetic package, is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Inactive for new design. Not available from a QML-38534 manufacturer.

Vendor CAGE <u>number</u>

24355

Vendor name and address

Analog Devices RT 1 Industrial Park P. O. Box 9106 Norwood, MA 02062 Point of contact: 7910 Triad Center Drive Greensboro, NC 27409-9605

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.