

# MIXKN

### 375MHz Quad Closed-Loop Video Buffers, AV = +1 and +2

#### General Description

The MAX496 and MAX497 are quad, closed-loop, ±5V video buffers that feature extremely high bandwidth and slew rate for both component video (RGB or YUV) and composite video (NTSC, PAL, SECAM). The MAX496 is a unity-gain (0dB) buffer with a 375MHz -3dB bandwidth and a 1600V/µs slew rate. The MAX497 gain of +2 (6dB) buffer, optimized for driving back-terminated coaxial cable, features a 275MHz -3dB bandwidth and a 1500V/µs slew rate. The MAX496/MAX497 are not slewrate limited, thus providing a high full-power bandwidth of 230MHz and 215MHz, respectively.

The MAX496/MAX497 incorporate a unique two-stage architecture that combines the low offset and noise benefits of voltage feedback with the high bandwidth and slew-rate advantages of current-mode-feedback.

**Applications** 

Computer Workstations

Surveillance Video

Broadcast and High-Definition TV Systems


Multimedia Products

Medical Imaging

High-Speed Signal Processing

Video Switching and Routing

#### Frequency Response



Features

MAX496 Fixed Gain: +1V/V MAX497 Fixed Gain: +2V/V

♦ High Speed:

Small-Signal -3dB Bandwidth: 375MHz (MAX496)

275MHz (MAX497)

Full-Power -3dB Bandwidth: 230MHz (MAX496)

215MHz (MAX497)

♦ 0.1dB Gain Flatness: 65MHz (MAX496) 120MHz (MAX497)

1600V/µs Slew Rate (MAX496) 1500V/µs Slew Rate (MAX497)

♦ Fast Settling Time: 12ns to 0.1%

Lowest Differential Phase/Gain Error: 0.01°/0.01%

♦ 2pF Input Capacitance

♦ 5.6nV/√Hz Input-Referred Voltage Noise

Low Distortion: 64dBc (f = 10MHz)

Directly Drives 50 $\Omega$  or 75 $\Omega$  Back-Terminated Cables


**High ESD Protection: 5000V Output Short-Circuit Protected** 

#### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX496CPE	0°C to +70°C	16 Plastic DIP
MAX496CSE	0°C to +70°C	16 Narrow SO
MAX496C/D	0°C to +70°C	Dice*
MAX497CPE	0°C to +70°C	16 Plastic DIP
MAX497CSE	0°C to +70°C	16 Narrow SO
MAX497C/D	0°C to +70°C	Dice*

<sup>\*</sup> Dice are specified at  $T_A = +25^{\circ}C$ , DC parameters only.

### Pin Configuration



NIXVN

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (VCC to VEE)12V
Voltage on Any Input Pin to GND(V <sub>CC</sub> + 0.3V) to (V <sub>EE</sub> - 0.3V)
Output Short-Circuit Current Duration60sec
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
Plastic DIP (derate 10.53mW/°C above +70°C)842mW
Narrow SO (derate 8.70mW/°C above +70°C)696mW

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{IN} = 0V, R_L = 150\Omega, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Inner A Vellana Banan		MAX496 MAX497		±2.8	±3.2		.,
Input Voltage Range	VIN			±1.4	±1.6		V
Input Offset Voltage	Vos	V <sub>OUT</sub> = 0V			±1	±3	mV
Input Offset Voltage Drift	TCVos	V <sub>OUT</sub> = 0V			-10		μV/°C
Input Bias Current	ΙΒ	V <sub>OUT</sub> = 0V			±1	±5	μΑ
Input Resistance	RIN	MAX496: $-2V \le V_{ N} \le +2V$ , MAX497: $-1V \le V_{ N} \le +1V$		0.5	1.2		МΩ
Input Capacitance	CIN				2		pF
		MAX496 (Note 1)	R <sub>L</sub> = 150Ω	0.988		1.00	- V/V
Valtago Cain	Av	MAX496 (Note 1)	R <sub>L</sub> = 50Ω	0.983		1.00	
Voltage Gain		MAX497 (Note 2)	R <sub>L</sub> = 150Ω	1.975		2.01	
			$R_L = 50\Omega$	1.965		2.01	
Positive Power-Supply Rejection Ratio (Change in VOS)	PSRR+	V <sub>CC</sub> = ±4.5V to ±5.5V, V <sub>EE</sub> = -5.0V		55	74		dB
Negative Power-Supply Rejection Ratio (Change in V <sub>OS</sub> )	PSRR-	$V_{EE} = \pm 4.5V$ to $\pm 5.5V$ , $V_{CC} = 5.0V$		60	78		dB
Gain Linearity	AVLIN	$A_{VCL} = +2$ , $V_{OUT} = \pm 1$ mV to $\pm 2$ V			0.01		%
Positive Quiescent Supply	1	T <sub>A</sub> = +25°C			31	36	4
Current (Total)	Isy+	TA = TMIN to TMAX				45	mA
Negative Quiescent Supply	Isy-	$T_A = +25^{\circ}C$			32	37	mA
Current (Total)		TA = TMIN to TMAX				45	IIIA
Operating Supply Voltage Range	Vs			±4.50		±5.50	٧
Output Voltage Swing	Vout	$R_L = 150\Omega$		±2.8	±3.7		V
Output voltage Swing		R <sub>L</sub> = 50Ω		±2.5	±3.3		"
Output Resistance	Rout	DC			0.1		Ω
Output Impedance	Zout	f = 10MHz			1.5		Ω
Short-Circuit Output Current	Isc	Short to ground or either supply voltage			170		mA

NIXVN

#### **AC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = +5V, V<sub>EE</sub> = -5V, V<sub>IN</sub> = 0V, R<sub>L</sub> = 100 $\Omega$ , T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
Small-Signal -3dB Bandwidth	BW-3dB	MAX496CSE			375			
		MAX496CPE		375		MHz		
		MAX497CSE		275				
		MAX497CPE			275		1	
E. II. Danner, Dan dreidelt	FPBW	V <sub>OUT</sub> = ±2V	MAX496		230		MHz	
Full-Power Bandwidth			MAX497		215			
Slew Rate	00	V <sub>OUT</sub> = 4V step, MAX496			1600		V/µs	
Siew hate	SR	V <sub>OUT</sub> = 4V step, MAX497			1500			
Settling Time	ts	0.1% (VOUT = 2V step)	)	12			ns	
Differential Gain Error	DG	f = 3.58MHz (Note 3)		0.01			%	
Differential Phase Error	DP	f = 3.58MHz (Note 3)	f = 3.58MHz (Note 3)		0.01		degrees	
Input Noise Voltage Density		f = 10MHz		5.6			nV√Hz	
Input Noise Current Density		f = 10MHz		2		pA√Hz		
			MAX496CPE		80		- MHz	
Gain Flatness		±0.1dB	MAX496CSE		80			
			MAX497CPE		100			
			MAX497CSE		120			
Adjacent Channel Creastelly		(Note 4)	MAX496		78		dB	
Adjacent Channel Crosstalk		(Note 4)	MAX497		72		1 08	
All-Hostile Crosstalk		(Note 4)	MAX496		72		dB	
			MAX497		65			
Total Harmonic Distortion	THD	$f_C = 10MHz$ , $V_{OUT} = 2Vp-p$	MAX496		-64		dBc	
			MAX497		-58			
Spurious-Free Dynamic Range	SFDR	f <sub>C</sub> = 5MHz	MAX496		58		dBc	
	SEDI	IC = SIVIDZ	MAX497		60			

Note 1: Voltage Gain =  $(V_{OUT} - V_{OS}) / V_{IN}$ , measured at  $V_{IN} = \pm 1V$ .

**Note 2:** Voltage Gain =  $(V_{OUT} - V_{OS}) / V_{IN}$ , measured at  $V_{IN} = \pm 2V$ .


Note 3: Input test signal is a 3.58MHz sine wave of amplitude 40 IRE superimposed on a linear ramp (0 IRE to 100 IRE).

 $R_L = 150\Omega$ , see Figure 2.

Note 4: Input of channel under test grounded through 75Ω. Adjacent channel driven at f = 10MHz (Figure 4a). For All-Hostile Crosstalk, all inputs are driven except the channel under test (Figure 4b).


Typical Operating Characteristics

 $(V_{CC} = +5V, V_{FF} = -5V, R_1 = 100\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$ 




Typical Operating Characteristics (continued)


(VCC = +5V, VEE = -5V, RL =  $100\Omega$ , TA =  $+25^{\circ}$ C, unless otherwise noted.)





\_Typical Operating Characteristics (continued)

(VCC = +5V, VEE = -5V, RL =  $100\Omega$ , TA = +25°C, unless otherwise noted.)













\_Typical Operating Characteristics (continued)

(VCC = +5V, VEE = -5V, RL =  $100\Omega$ , TA = +25°C, unless otherwise noted.)









#### Pin Description

PIN	NAME	FUNCTION
1, 3, 5, 7	GND	Ground. All ground pins are internally connected. Connect all ground pins externally to minimize the ground impedance.
2	IN0	Channel 0 Input
4	IN1	Channel 1 Input
6	IN2	Channel 2 Input
8	IN3	Channel 3 Input
9, 15	Vcc	Positive Power Supply. Connect to +5V. V <sub>CC</sub> pins are internally connected. Connect both pins to +5V externally to minimize the supply impedance.
10	OUT3	Channel 3 Output
11, 13	VEE	Negative power supply. Connect to -5V. V <sub>EE</sub> pins are internally connected. Connect both pins to -5V externally to minimize the supply impedance.
12	OUT2	Channel 2 Output
14	OUT1	Channel 1 Output
16	OUT0	Channel 0 Output

#### Detailed Description

The MAX496/MAX497 are quad, high-speed, closed-loop voltage-feedback video amplifiers with fixed gain settings of +1 and +2, respectively (Figure 1). These amplifiers use a unique two-stage voltage-feedback architecture that combines the benefits of conventional voltage-feedback and current-mode-feedback topologies. They achieve wide bandwidths and high slew rates while maintaining precision. A resistively loaded first stage provides low input-referred noise even with low supply currents of 8mA per amplifier. The above features, along with the ability to drive  $50\Omega$  or  $75\Omega$  back-terminated cables to  $\pm 2.8 V$  and low differential phase and gain errors, make these amplifiers ideal for the most demanding component and composite video applications.

#### \_Applications Information

The feedback elements of the MAX496/MAX497 are included internally in the device to set the closed-loop gain to  $A_V = +1$  and  $A_V = +2$ , respectively. Closing the loop internally on the chip minimizes problems associated with the board and package parasitics influencing the amplifier's frequency response.




Figure 1. Typical Operating Circuit




Figure 2. Differential Phase and Gain Error Test Circuits: a) MAX497, Gain of +2 Amplifier; b) MAX496 Unity-Gain Amplifier

#### Power Dissipation

The maximum output current of the MAX496/MAX497 is limited by the packages maximum allowable power dissipation. The maximum junction temperature should not exceed +150°C. The power dissipation increases with load, and this increase can be approximated by the following:

These devices can drive  $100\Omega$  loads connected to each of the outputs over the entire rated output swing and temperature range. When driving  $50\Omega$  loads with each of the four outputs simultaneously, the output swing must be limited to  $\pm 1.25 V$  at  $T_A = +70^{\circ} C$ . While the output is short-circuit protected to 170 mA, this does not necessarily guarantee that, under all conditions, the maximum junction temperature will not be exceeded. Do not exceed the derating values given in the absolute maximum ratings.




Figure 3. One-to-Four Distribution Amplifier




Figure 4. Crosstalk: a) Adjacent Channel; b) All-Hostile

#### Total Noise

The MAX496/MAX497's low input current noise of 2pA/√Hz and voltage noise of 5.6nV/√Hz provide for lower total noise compared to typical current-mode-feedback amplifiers, which usually have significantly higher input current noise. The input current noise multiplied by the feedback resistor is the dominant noise source of current-mode-feedback amplifiers.

Differential Gain and Phase Errors
Differential gain and phase errors are critical specifications for a buffer in composite (NTSC, PAL, SECAM) video
applications, because these errors correspond directly to
color changes in the displayed picture of composite video
systems. The MAX496/MAX497's ultra-low differential gain
and phase errors (0.01%/ 0.01°) make them ideal in
broadcast-quality composite video applications.

#### Distribution Amplifier

The circuit in Figure 3 is a one-to-four distribution amplifier using a single MAX496 or MAX497 IC. A one-to-eight distribution amplifier can be implemented with a MAX496 or MAX497 by driving an additional cable from each of the four outputs. When driving more than four outputs from a single device, see the Continuous Power Dissipation specifications in the *Absolute Maximum Ratings*.

#### Coaxial Cable Drivers

High-speed performance, excellent output current capability, and an internally fixed gain of  $\pm 2$  make the MAX497 ideal for driving back-terminated  $\pm 50\Omega$  or  $\pm 75\Omega$  coaxial cables to  $\pm 2.8V$ .

In a typical application, the MAX497 drives a back-terminated  $75\Omega$  video cable (Figure 1). The back-termination resistor (at the MAX497's output) matches the impedance of the cable's driven end to the cable's impedance, to eliminate signal reflections. This, along with the load-termination resistor, forms a voltage divider with the load impedance, which attenuates the signal at the cable output by one-half. The MAX497 operates with an internal +2V/V closed-loop gain to provide unity gain at the cable's output.

#### Capacitive Load Driving

In most amplifier circuits, driving large capacitive loads increases the likelihood of oscillation. This is especially true for circuits with high loop gains, such as voltage followers. The amplifier's output resistance and the capacitive load form an RC filter that adds a pole to the loop response. If the pole frequency is low enough (as when driving a large capacitive load), the circuit phase margin is degraded and oscillation may occur.




Figure 5a. MAX496 Small-Signal Gain vs. Frequency and Load Capacitor ( $R_L=50\Omega,\,R_{ISO}=0\Omega$ )




Figure 5c. MAX496 Small-Signal Gain vs. Frequency and Load Capacitor ( $R_L = \infty$ ,  $R_{ISO} = 0\Omega$ )

The MAX496/MAX497 drive capacitive loads up to 75pF without sustained oscillation, although some peaking may occur. When driving larger capacitive loads, or to reduce peaking, add an isolation resistor (R<sub>ISO</sub>) between the output and the capacitive load (Figures 5a–5d).

#### Grounding and Layout

The MAX496/MAX497 bandwidths are in the RF frequency range. Depending on the size of the PC board used and the frequency of operation, it may be necessary to use Micro-strip or Stripline techniques.

To realize the full AC performance of these high-speed buffers, pay careful attention to power-supply bypassing and board layout. The PC board should have at least two layers (wire-wrap boards are too inductive, bread boards are too capacitive), with one side a signal layer and the other a large, low-impedance ground plane. With multilayer boards, locate the ground plane on the layer that is not dedicated to a specific signal trace. The ground plane should be as free from voids as possible. Connect all ground pins to the ground plane.




Figure 5b. MAX496 Small-Signal Gain vs. Frequency and Load Capacitor ( $R_L=50\Omega,\,R_{ISO}=20\Omega$ )





Figure 5d. MAX496 Small-Signal Gain vs. Frequency and Load Capacitor ( $R_L = \infty$ ,  $R_{ISO} = 20\Omega$ )

Connect both positive power-supply pins together and bypass with a 0.10µF ceramic capacitor at each power supply pin, as close to the device as possible. Repeat the same for the negative power-supply pins. The capacitor lead lengths should be as short as possible to minimize lead inductance; surface-mount chip capacitors are ideal. A large-value (4.7µF or greater) tantalum or electrolytic bypass capacitor on each supply may be required for high-current loads. The location of this capacitor is not critical.

The MAX496/MAX497's analog input pins are isolated with ground pins to minimize parasitic coupling, which can degrade crosstalk and/or amplifier stability. Keep signal paths as short as possible to minimize inductance. Ensure that all input channel traces are the same length to maintain the phase relationship between the four channels. To further reduce crosstalk, connect the coaxial-cable shield to the ground side of the  $75\Omega$  terminating resistor at the ground plane, and terminate all unused inputs ground and outputs with a  $100\Omega$  or  $150\Omega$  resistor to ground.

### \_Chip Topography



TRANSISTOR COUNT: 544
SUBSTRATE CONNECTED TO VEE

Package Information

