# PRELIMINARY

# DALLAS JUIN

# DS32501/DS32502/DS32503/DS32504 Single-/Dual-/Triple-/Quad-Port DS3/E3/STS-1 LIUs

#### www.maxim-ic.com

### **GENERAL DESCRIPTION**

The DS32501 (single), DS32502 (dual), DS32503 (triple), and DS32504 (quad) line interface units (LIUs) are highly integrated, low-power, feature-rich LIUs for DS3, E3, and STS-1 applications. Each LIU port in these devices has independent receive and transmit paths, a jitter attenuator, a full-featured pattern generator and detector, performance monitoring counters, and a complete set of loopbacks. An on-chip clock adapter generates all line-rate clocks from a single input clock. Ports are independently software configurable for DS3, E3, and STS-1 and can be individually powered down. Control interface options include 8-bit parallel, SPI, and hardware mode.

# **APPLICATIONS**

SONET/SDH and PDH	Digital Cross-Connects
Multiplexers	Access Concentrators
ATM and Frame Relay	PBXs
Equipment	DSLAMs
WAN Routers and Switches	CSU/DSUs

## **ORDERING INFORMATION**

PART	LIUs	TEMP RANGE	PIN-PACKAGE
DS32501*	1	0°C to +70°C	144 TE-CSBGA
DS32501N*	1	-40°C to +85°C	144 TE-CSBGA
DS32502*	2	0°C to +70°C	144 TE-CSBGA
DS32502N*	2	-40°C to +85°C	144 TE-CSBGA
DS32503*	3	0°C to +70°C	144 TE-CSBGA
DS32503N*	3	-40°C to +85°C	144 TE-CSBGA
DS32504*	4	0°C to +70°C	144 TE-CSBGA
DS32504N*	4	-40°C to +85°C	144 TE-CSBGA

**Note:** Add "+" for the lead-free package option. \*Future product—contact factory for availability.

# Functional Diagram appears in Section 3 (see Figure 3-1).

## **FEATURES**

- Pin-Compatible Family of Products
- Each Port Independently Configurable
- Receive Clock and Data Recovery for Up to 457 meters (1500 feet) of 75Ω Coaxial Cable
- Standards-Compliant Transmit Waveshaping
- Uses 1:1 Transformers on Both Tx and Rx
- Three Control Interface Options: 8/16-Bit Parallel, SPI, and Hardware Mode
- Jitter Attenuators (One Per Port) Can be Placed in the Receive Path or the Transmit Path
- Jitter Attenuators Have Provisionable Buffer Depth: 16, 32, 64, or 128 Bits
- Built-In Clock Adapter Generates All Line-Rate Clocks from a Single Input Clock (DS3, E3, STS-1, 12.8MHz, 19.44MHz, 38.88MHz, 77.76MHz)
- Per-Port Programmable Internal Line Termination Requiring Only External Transformers
- High-Impedance Tx and Rx, Even When
   V<sub>DD</sub> = 0, Enables Hot-Swappable, 1:1, and 1+1
   Board Redundancy Without Relays
- Per-Port BERT for PRBS and Repetitive Pattern Generation and Detection
- Tx and Rx Open- and Short-Detection Circuitry
- Transmit Driver Monitor Circuitry
- Receive Loss-of-Signal (LOS) Monitoring Compliant with ANSI T1.231 and ITU G.775
- Automatic Data Squelching on Receive LOS
- Large Line Code Performance Monitoring Counters for Accumulation Intervals Up to 1s
- Local and Remote Loopbacks
- Transmit Common Clock Option
- Power-Down Capability for Unused Ports
- Low-Power 1.8V/3.3V Operation (5V Tolerant I/O)
- Industrial Temperature Range: -40°C to +85°C
- Small Package: (13mm)<sup>2</sup> 144-Pin TE-CSBGA
- IEEE 1149.1 JTAG Support

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <u>www.maxim-ic.com/errata</u>.

# **TABLE OF CONTENTS**

1.	ACRO	NYMS	.6
2.	STANE	DARDS COMPLIANCE	.7
3.	DETAI	LED DESCRIPTION	.8
4.	APPLI	CATION EXAMPLE	10
5.	BLOC	C DIAGRAM	11
		IRE DETAILS	
6.			
		BAL FEATURES	
		ER ATTENUATOR FEATURES	
		ERROR RATE TESTER (BERT) FEATURES	
		ALLEL MICROPROCESSOR INTERFACE FEATURES	
		SERIAL MICROPROCESSOR INTERFACE FEATURES	
		CELLANEOUS FEATURES	
		T FEATURES	
		PBACK FEATURES	
7.	CONT	ROL INTERFACE MODES1	14
8.	PIN DE	SCRIPTIONS1	15
	8.1 Sнс	RT PIN DESCRIPTIONS	15
		AILED PIN DESCRIPTIONS	
a	FUNCT	TIONAL DESCRIPTION	22
		MODE	
		NSMITTER	
	9.2.1 9.2.2	Transmit Clock Framer Interface Format and the B3ZS/HDB3 Encoder	
	9.2.2 9.2.3	Error Insertion	
	9.2.4	AIS Generation	
	9.2.5	Waveshaping	
	9.2.6	Line Build-Out	27
	9.2.7	Line Driver	28
	9.2.8	Interfacing to the Line	
	9.2.9	Driver Monitor and Output Failure Detection	
		Power-Down.	
	9.2.11 9.2.12	Jitter Generation (Intrinsic) Jitter Transfer	
		EIVER	
	9.3.1	Interfacing to the Line	
	9.3.2	Optional Preamp	
	9.3.3	Automatic Gain Control (AGC) and Adaptive Equalizer	
	9.3.4	Clock and Data Recovery (CDR)	<u>30</u>
	9.3.5	Loss-of-Signal (LOS) Detector.	30
	9.3.6	Framer Interface Format and the B3ZS/HDB3 Decoder	
	9.3.7	Power-Down.	
	9.3.8 9.3.9	Input Failure Detection Jitter and Wander Tolerance	
	9.3.9 9.3.10	Jitter Transfer	
9		ER ATTENUATOR	
			-

9.5 BEF	२Т	
9.5.1	Configuration and Monitoring	
9.5.2	Receive Pattern Detection	
9.5.3	Transmit Pattern Generation	
9.6 Loc	)PBACKS	40
9.7 GLC	DBAL RESOURCES	
9.7.1	Clock Rate Adapter (CLAD)	
9.7.2	One-Second Reference Generator	
9.7.3	General-Purpose I/O Pins	
9.7.4	Performance Monitor Register Update	
9.7.5	Transmit Manual Error Insertion	
	6-BIT PARALLEL MICROPROCESSOR INTERFACE	
9.8.1	8-Bit and 16-Bit Bus Widths	
9.8.2	Byte Swap Mode	
9.8.3	Read-Write and Data Strobe Modes	
9.8.4	Multiplexed and Nonmultiplexed Operation	
9.8.5	Clear-On-Read and Clear-On-Write Modes	
9.8.6	Global Write Mode	
	SERIAL MICROPROCESSOR INTERFACE	45
	ERRUPT STRUCTURE	
	SET AND POWER-DOWN	
10. REGIS	TER MAPS AND DESCRIPTIONS	50
10 1 OVE	ERVIEW	50
	Status Bits	
	Configuration Fields	
	Counters	
	ERALL REGISTER MAP	
	DBAL REGISTERS	
	RT COMMON REGISTERS	
	ZS/HDB3 ENCODER REGISTERS	
	S/HDB3 DECODER REGISTERS	
10.8 BEF	RT REGISTERS	84
		93
12. ELEC	FRICAL CHARACTERISTICS	94
13. PIN AS	SSIGNMENTS	
	AGE INFORMATION	121
14.1 13 <b></b> №	им х13мм 144-Lead TE-CSBGA (56-G6016-001)	121
15. THERI	MAL INFORMATION	
16. TRADI	EMARK ACKNOWLEDGEMENTS	
17. DATA	SHEET REVISION HISTORY	

# LIST OF FIGURES

Figure 3-1. Functional Diagram	8
Figure 3-2. External Connections, Internal Termination Enabled	8
Figure 3-3. External Connections, Internal Termination Disabled	9
Figure 4-1. 3-Port Unchannelized DS3/E3 Card	10
Figure 5-1. Block Diagram	11
Figure 9-1. DS3 Waveform Template	25
Figure 9-2. STS-1 Waveform Template	
Figure 9-3. E3 Waveform Template	
Figure 9-4. STS-1 and E3 Jitter Tolerance	33
Figure 9-5. DS3 Jitter Tolerance	
Figure 9-6. DS3 and E3 Wander Tolerance	
Figure 9-7. Jitter Attenuation/Jitter Transfer	
Figure 9-8. PRBS Synchronization State Diagram	
Figure 9-9. Repetitive Pattern Synchronization State Diagram	
Figure 9-10. SPI Clock Polarity and Phase Options	
Figure 9-11. SPI Bus Transactions	
Figure 9-12. Interrupt Signal Flow	
Figure 12-1. Transmitter Framer Interface Timing Diagram	
Figure 12-2. Receiver Framer Interface Timing Diagram	97
Figure 12-3. Parallel CPU Interface Intel Read Timing Diagram (Nonmultiplexed)	. 101
Figure 12-4. Parallel CPU Interface Intel Write Timing Diagram (Nonmultiplexed)	
Figure 12-5. Parallel CPU Interface Motorola Read Timing Diagram (Nonmultiplexed)	
Figure 12-6. Parallel CPU Interface Motorola Write Timing Diagram (Nonmultiplexed)	
Figure 12-7. Parallel CPU Interface Intel Read Timing Diagram (Multiplexed)	
Figure 12-8. Parallel CPU Interface Intel Write Timing Diagram (Multiplexed)	. 103
Figure 12-9. Parallel CPU Interface Motorola Read Timing Diagram (Multiplexed)	
Figure 12-10. Parallel CPU Interface Motorola Write Timing Diagram (Multiplexed)	
Figure 12-11. SPI Interface Timing Diagram	
Figure 12-12. JTAG Timing Diagram	
Figure 13-1. DS32504 Pin Assignment—Microprocessor Interface Mode	
Figure 13-2. DS32504 Pin Assignment—SPI Interface Mode	
Figure 13-3. DS32504 Pin Assignment—Hardware Mode	
Figure 13-4. DS32503 Pin Assignment—Microprocessor Interface Mode	
Figure 13-5. DS32503 Pin Assignment—SPI Interface Mode	
Figure 13-6. DS32503 Pin Assignment—Hardware Mode	
Figure 13-7. DS32502 Pin Assignment—Microprocessor Interface Mode	
Figure 13-8. DS32502 Pin Assignment—SPI Interface Mode	
Figure 13-9. DS32502 Pin Assignment—Hardware Mode	. 117
Figure 13-10. DS32501 Pin Assignment—Microprocessor Interface Mode	. 118
Figure 13-11. DS32501 Pin Assignment—SPI Interface Mode	
Figure 13-12. DS32501 Pin Assignment—Hardware Mode	. 120

# **LIST OF TABLES**

Table 2-1. Applicable Telecommunications Standards	7
Table 8-1. Short Pin Descriptions	
Table 8-2. Analog Line Interface Pin Descriptions	
Table 8-3. Digital Framer Interface Pin Descriptions	17
Table 8-4. Global Pin Descriptions	17
Table 8-5. Hardware Interface Pin Descriptions	
Table 8-6. Parallel Interface Pin Descriptions	
Table 8-7. SPI Serial Interface Pin Descriptions	20
Table 8-8. CLAD Pin Descriptions	
Table 8-9. JTAG Pin Descriptions	
Table 8-10. Power-Supply Pin Descriptions	
Table 8-11. Manufacturing Test Pin Descriptions	
Table 9-1. DS3 Waveform Equations	
Table 9-2. DS3 Waveform Test Parameters and Limits	25
Table 9-3. STS-1 Waveform Equations	
Table 9-3. STS-1 Waveform Test Parameters and Limits	20
Table 9-5. E3 Waveform Test Parameters and Limits.	
Table 9-6. Jitter Generation         Table 9-7. Transformer Characteristics	
Table 9-8. Recommended Transformers.	29
Table 9-9. Pseudorandom Pattern Generation	
Table 9-10. Repetitive Pattern Generation	
Table 9-11. CLAD Clock Source Settings	
Table 9-12. CLAD Clock Pin Output Settings	
Table 9-13. Global One-Second Reference Source.	
Table 9-14. GPIO Pin Global Signal Assignments	42
Table 9-15. GPIO Pin Control	
Table 9-16. Reset and Power-Down Sources	
Table 10-1. Overall Register Map	
Table 10-2. Port Registers	
Table 10-3. Global Register Map	52
Table 10-4. Port Common Register Map	60
Table 10-5. LIU Register Map	
Table 10-6. B3ZS/HDB3 Encoder Register Map	77
Table 10-7. B3ZS/HDB3 Decoder Register Map	
Table 10-8. BERT Register Map	
Table 11-1. JTAG ID Code	93
Table 12-1. Recommended DC Operating Conditions	
Table 12-2. DC Characteristics	
Table 12-3. Framer Interface Timing	
Table 12-4. Receiver Input Characteristics—DS3 and STS-1 Modes	
Table 12-5. Receiver Input Characteristics—E3 Mode	98
Table 12-6. Transmitter Output Characteristics—DS3 and STS-1 Modes	99
Table 12-7. Transmitter Output Characteristics—E3 Mode	
Table 12-8. Parallel CPU Interface Timing	100
Table 12-9. SPI Interface Timing	
Table 12-10. JTAG Interface Timing	107
Table 13-1. Pin Assignments Sorted by Signal Name for DS32504 (Microprocessor Interface Mode)	108
Table 15-1. Thermal Properties—Natural Convection	
Table 15-2. Theta-JA $(\theta_{JA})$ vs. Airflow	

# PRELIMINARY

# 1. ACRONYMS

- AIS Alarm Indication Signal
- AMI Alternate Mark Inversion
- B3ZS Bipolar with Three-Zero Substitution
- BER Bit Error Rate, Bit Error Ratio
- BPV Bipolar Violation
- CV Code Violation
- DS3 Digital Signal, Level 3
- EXZ Excessive Zeros
- HDB3 High-Density Bipolar of Order 3
- IO, I/O Input/Output
- JA Jitter Attenuator
- LIU Line Interface Unit
- LOL Loss of Lock
- LOS Loss of Signal
- LSB Least Significant Bit
- MSB Most Significant Bit
- PDH Plesiochronous Digital Hierarchy
- PRBS Pseudorandom Bit Sequence
- Rx, RX Receive
- SONET Synchronous Optical Network
- SDH Synchronous Digital Hierarchy
- STS Synchronous Transmission Signal
- STS-1 Synchronous Transmission Signal at Level 1
- Tx, TX Transmit
- UI Unit Interval
- UI<sub>P-P</sub> Unit Interval Peak-to-Peak
- UI<sub>RMS</sub> Unit Intervals Root Mean Squared

# 2. STANDARDS COMPLIANCE


# Table 2-1. Applicable Telecommunications Standards

SPECIFICATION	SPECIFICATION TITLE	
	ANSI	
T1.102-1993	Digital Hierarchy—Electrical Interfaces	
T1.231-2003	Digital Hierarchy—Layer 1 In-Service Digital Transmission Performance Monitoring	
T1.404-2002	Network-to-Customer Installation—DS3 Metallic Interface Specification	
	AT&T	
TR54014	ACCUNET® T45 Service Description and Interface Specification, 05/92	
	ETSI	
EN 300 686	Business TeleCommunications; 34Mbps and 140Mbps Digital Leased Lines (D34U, D34S, D140U, and D140S); Network Interface Presentation, v1.2.1 February 2001	
EN 300 687	Business TeleCommunications; 34Mbps Digital Leased Lines (D34U and D34S); Connection Characteristics, v1.2.1 February 2001	
EN 300 689	Access and Terminals (AT); 34Mbps Digital Leased Lines (D34U and D34S); Terminal equipment interface, v1.2.1July 2001	
TBR 24	Business TeleCommunications; 34Mbps Digital Unstructured and Structured Lease Lines; Attachment Requirements for Terminal Equipment Interface, July 1997	
	ITU	
G.703	Physical/Electrical Characteristics of Hierarchical Digital Interfaces, November 2001	
G.751	Digital Multiplex Equipment Operating at the Third-Order Bit Rate of 34,368kbps and the Fourth-Order Bit Rate of 139,264kbps and Using Positive Justification, November 1988	
G.755	Digital Multiplex Equipment Operating at 139,264kbps and Multiplexing Three Tributaries at 44,736kbps, November 1988	
G.775	Loss of Signal (LOS) and Alarm Indication Signal (AIS) Defect Detection and Clearance Criteria, November 1994	
G.823	The Control of Jitter and Wander within Digital Networks that are Based on the 2048kbps Hierarchy, March, 2000	
G.824	The Control of Jitter and Wander within Digital Networks that are Based on the 1544kbps Hierarchy, March, 2000	
O.151	Error Performance Measuring Equipment Operating at the Primary Rate and Above, October 1992	
O.161	In-Service Code Violation Monitors for Digital Systems, November 1988	
O.152	Equipment To Perform In-Service Monitoring on 2048, 8448, 34,368 and 139,264kbps Signals, October 1992	
TELCORDIA		
GR-253-CORE	SONET Transport Systems: Common Generic Criteria, Issue 3, September 2000	
GR-499-CORE	<i>Transport Systems Generic Requirements (TSGR): Common Requirements, Issue 2, December 1998</i>	
GR-820-CORE	Generic Digital Transmission Surveillance, Issue 2, December 1997	

# PRELIMINARY


# 3. DETAILED DESCRIPTION

The DS32501 (single), DS32502 (dual), DS3203 (triple), and DS32504 (quad) LIUs perform the functions necessary for interfacing at the physical layer to DS3, E3, or STS-1 lines. Each LIU has independent receive and transmit paths and a built-in jitter attenuator. The receiver performs clock and data recovery from a B3ZS- or HDB3-coded alternate mark inversion (AMI) signal and monitors for loss of the incoming signal. The receiver optionally performs B3ZS/HDB3 decoding and outputs the recovered data in either binary (NRZ) or digital bipolar format. The transmitter accepts data in either binary (NRZ) or digital bipolar format, optionally performs B3ZS/HDB3 encoding, and drives standard pulse-shape waveforms onto 75 $\Omega$  coaxial cable. Both transmitter and receiver are high impedance when V<sub>DD</sub> is out of spec to enable hot-swappable 1:1 and 1+1 board redundancy without relays. The jitter attenuator can be mapped into the receiver data path, mapped into the transmitter data path, or can be disabled. An on-chip clock adapter generates all line-rate clocks from a single input clock. Control interface options include 8- or 16-bit parallel, SPI, and hardware mode. The DS3250x LIUs conform to the telecommunications standards listed in Table 2-1. The external components required for proper operation are shown in Figure 3-2 and Figure 3-3.




#### Figure 3-1. Functional Diagram

Figure 3-2. External Connections, Internal Termination Enabled



#### Figure 3-3. External Connections, Internal Termination Disabled


PRELIMINARY



**Shorthand Notations.** The notation "DS3250x" throughout this data sheet refers to either the DS32501, DS32502, DS3203, or DS32504. This data sheet is the specification for all four devices. The LIUs on the DS3250x devices are identical. For brevity, this document uses the pin name and register name shorthand "NAMEn," where "n" stands in place of the LIU port number. For example, on the DS32504, TCLKn is shorthand notation for pins TCLK1, TCLK2, TCLK3, and TCLK4 on LIU ports 1, 2, 3 and 4, respectively. This document also uses generic pin and register names such as TCLK (without a number suffix) when describing LIU operation. When working with a specific LIU on the DS3250x devices, generic names like TCLK should be converted to actual pin names, such as TCLK1.


# 4. APPLICATION EXAMPLE

# Figure 4-1. 3-Port Unchannelized DS3/E3 Card



# 5. BLOCK DIAGRAM

# Figure 5-1. Block Diagram



# 6. FEATURE DETAILS

#### 6.1 Global Features

- Three interface modes: hardware, 8-/16-bit parallel bus, and SPI serial bus
- Independent per port operation (e.g., line rate, jitter attenuator placement, or loopback type)
- Clock, data, and control signals can be inverted to allow a glueless interface to other devices
- Manual or automatic one-second update of performance monitoring counters
- Each port can be put into a low-power standby mode when not being used
- Requires only a single reference clock for all three LIU data rates using internal clock rate adapter
- Jitter attenuators can be used in either transmit or receive path
- Detection of loss of transmit clock
- Two programmable I/O pins per port
- Optional global write mode configures all LIUs at the same time
- Glueless interface to neighboring framer and mapper components

#### 6.2 Receiver Features

- AGC/equalizer block handles from 0 to 22dB of cable loss
- Programmable internal termination resistor
- Loss-of-lock (LOL) PLL status indication
- Interfaces directly to a DSX monitor signal (~20dB flat loss) using built-in preamp
- Digital and analog loss-of-signal (LOS) detectors (compliant with ANSI T1.231 and ITU-T G.775)
- Software programmable B3ZS/HDB3 or AMI decoding
- Detection and accumulation of bipolar violations (BPV), code violations (CV), and excessive zeroes occurrences (EXZ)
- Detection of receipt of B3ZS/HDB3 codewords
- Binary or bipolar framer interface
- On-board programmable PRBS detector
- Per-channel power-down control

## 6.3 Transmitter Features

- Standards-compliant waveshaping
- Programmable waveshaping
- Programmable internal termination resistor
- Binary or bipolar framer interface
- Gapped clock capable up to 78MHz with jitter attenuator in transmit path
- Wide 50 ±20% transmit clock duty cycle
- Transmit common clock option
- Software programmable B3ZS/HDB3 or AMI decoding
- Programmable insertion of bipolar violations (BPV), code violations (CV), and excessive zeros (EXZ)
- AIS generator: unframed all ones, framed DS3 AIS, and STS-1 AIS-L
- Line build-out (LBO) control
- High-impedance line driver output mode to support protection switching applications
- Per-channel power-down control
- Output driver monitor

#### 6.4 Jitter Attenuator Features

- One jitter attenuator per port
- Fully integrated, requires no external components
- Meets all applicable ANSI, ITU, ETSI, and Telcordia jitter transfer and output jitter requirements
- Can be placed in the transmit path, receive path, or disabled
- Programmable FIFO depth: 16, 32, 64, or 128 bits
- Overflow and underflow status indications

# PRELIMINARY

## 6.5 Bit Error Rate Tester (BERT) Features

- One BERT per port
- Software programmable for insertion toward the transmit line interface or the receive system interface
- Generates and detects pseudorandom patterns of length 2<sup>n</sup> 1 (n = 1-32) and repetitive patterns from 1 to 32 bits in length
- Large 24-bit error counter and 32-bit bit counter allows testing to proceed for long periods without host intervention
- Errors can be inserted in the generated BERT patterns for diagnostic purposes (single bit errors or specific biterror rates)
- Pattern synchronization even in the presence of 10<sup>-3</sup> bit error rate

# 6.6 Clock Adapter Features

- Creates DS3, E3, STS-1, and/or telecom bus clocks from single input reference clock
- Input reference clock can be DS3, E3, STS-1, 12.8MHz, 19.44MHz, 38.88MHz, or 77.76MHz
- Use of common system timing frequencies such as 19.44MHz eliminates the need for any local oscillators, reduces cost and board space
- Very small jitter gain and intrinsic jitter generation
- Derived clocks can be output for external system use
- Transmit signals using CLAD clocks meet Telcordia (DS3) and ITU (E3) jitter and wander requirements

# 6.7 Parallel Microprocessor Interface Features

- Multiplexed or nonmultiplexed 8- or 16-bit interface
- Configurable for Intel mode (CS, WR, RD) or Motorola mode (CS, DS, R/W)

## 6.8 SPI Serial Microprocessor Interface Features

- Operation up to 10Mbps
- Burst mode for multibyte read and write accesses
- Programmable clock polarity and phase
- Half-duplex operation gives option to tie SDI and SDO together externally to reduce wire count

# 6.9 Miscellaneous Features

- Global reset input pin
- Global interrupt output pin
- Two programmable I/O pins per port

## 6.10 Test Features

- 5-pin JTAG port
- All functional pins are in-out pins in JTAG mode
- Standard JTAG instructions: SAMPLE/PRELOAD, BYPASS, EXTEST, CLAMP, HIGHZ, IDCODE
- HIZ pin to force all digital output and I/O pins into a high-impedance state
- TEST pin for manufacturing test modes

## 6.11 Loopback Features

- Analog local loopback—ALB (transmit line output to receive line input)
- Diagnostic local loopback—DLB (transmit framer interface to receive framer interface)
- Line loopback—LLB (receive clock and data recover to transmit waveshaping)
- Optional AIS generation on the line side of the loopback during diagnostic loopback

# 7. CONTROL INTERFACE MODES

The DS3250x devices can be controlled by hardware interface or by microprocessor interface.

When the hardware interface is enabled (IFSEL = 00X), device configuration can be controlled by input pins, while device status can be sensed on output pins. In this mode pins TOEn, RMON, TAIS, TLBO, TBIN, TCLKI, TPD, RBIN, RCLKI, RPD, LMn[1:0], JAS[1:0], JAD[1:0], and LBn[1:0] are used to control the device and status can be sensed on RLOSn pin.

The microprocessor interface (8-bit parallel, 16-bit parallel, or SPI) provides access to features, configuration options, and device status information that the hardware interface does not support. The microprocessor interface is enabled and configured by the IFSEL pins. When IFSEL = 01X, the SPI serial interface is enabled. When IFSEL = 10X, the 8-bit parallel interface is enabled. When IFSEL = 11X, the 16-bit parallel interface is enabled. For both the 8- and 16-bit parallel interfaces, IFSEL[0] = 0 specifies an Intel-style bus ( $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  control signals) while IFSEL[0] = 1 specifies a Motorola-style bus ( $\overline{CS}$ , R/W, and  $\overline{DS}$  control signals). Through the microprocessor interface an external microprocessor can access a set of internal configuration and status registers inside the device. Pins that are not used by the selected microprocessor interface type but are used in other microprocessor interface modes are disabled (inputs are ignored and considered to be low and can be left floating or wired low or high; outputs are placed in a high-impedance state and can be left unconnected or wired low or high). When no microprocessor interface is selected (IFSEL = 00X) all microprocessor interface inputs are ignored, and all microprocessor interface outputs are put in a high-impedance state.

# 8. PIN DESCRIPTIONS

**Note:** All digital pins are I/O pins in JTAG mode. This feature is to increase the effectiveness of board level ATPG patterns to isolate interconnect failures.

#### 8.1 Short Pin Descriptions

n = port number (1-4 for DS32504, 1-3 for DS32503, 1-2 for DS32502, 1 for DS32501); I = input; lpu = input with internal pullup resistor; lpd = input with internal pulldown resistor; la = analog input; I/O = bidirectional in/out; I/Opd = bidirectional in/out with internal pulldown resistor; O = output; Oz = high-impedance output (needs an external pullup or pulldown resistor to keep the node from floating); Oa = analog output (high impedance); P = power supply or ground. All unused input pins without pullup should be tied low.

**Note:** All internal pullup resistors are  $50k\Omega$  tied to approximately 2.2VDC. See Section 13 for pin assignments.

#### **Table 8-1. Short Pin Descriptions**

NAME	TYPE	FUNCTION	
ANALOG LINE INTERFACE			
TXPn	Oa	Transmit Positive Analog (Port n)	
TXNn	Oa	Transmit Negative Analog (Port n)	
RXPn	la	Receive Positive Analog (Port n)	
RXNn	la	Receive Negative Analog (Port n)	
	DIGITA	AL FRAMER INTERFACE	
TCLKn	I	Transmit Clock (Port n)	
TPOSn/ TDATn	Ι	Transmit Positive AMI/Transmit NRZ Data (Port n)	
TNEGn		Transmit Negative AMI (Port n)	
RCLKn	Oz	Receive Clock (Port n)	
RPOSn/ RDATn	Oz	Receive Positive AMI/Receive NRZ Data (Port n)	
RNEGn/RLCVn	Oz	Receive Negative AMI/Receive Line Code Violation (Port n)	
		GLOBAL I/O	
IFSEL[2:0]		Microprocessor Interface Select	
TEST	I	Factory Test enable (Active Low)	
HIZ	I	High impedance test enable (Active Low)	
RST	lpu	Reset (Active Low)	
RESREF	Oa	Reference Resistor	
	HAF	RDWARE INTERFACE	
IFSEL[2:0]	I	Microprocessor Interface Select	
LMn[1:0]	lpd	LIU Mode Control (DS3, E3 or STS-1) (Port n)	
TAISn	I	Transmit AIS Control (Port n)	
TBIN	I	Transmit Binary Interface Control (All Ports)	
TCLKI	I	Transmit Clock Invert Control (All Ports)	
TLBOn		Transmit Line Build-Out Control (Port n)	
TOEn	lpd	Transmit Output Enable Control (Port n)	
TPD		Transmit Power-Down (All Ports)	
RBIN	I	Receive Binary Interface Control (All Ports)	
RCLKI	I	Receive Clock Invert Control (All Ports)	
RLOSn	0	Receive Loss of Signal Status (Port n)	
RMONn		Receive Monitor Preamp Control (Port n)	
RPD	I	Receive Power-Down (All Ports)	
JAD[1:0]		Jitter Attenuator Depth (All Ports)	
JAS[1:0]	I	Jitter Attenuator Select (Tx, Rx or Disabled) (All Ports)	
LBn[1:0]	I	Loopback Control (Port n)	
CLADBYP	I	CLAD Bypass	

NAME	TYPE	FUNCTION
8-/16-BIT PARALLEL INTERFACE		
CS	I	Chip Select (Active Low)
RD/DS	I	Read Enable (Active Low)/Data Strobe (Active Low)
WR/R/W	I	Write Enable (Active Low)/Read/Write Select
ALE	I	Address Latch Enable
A[9:1]	I	Address Bus (Excluding LSB)
A[0]/BSWAP	I	Address Bus LSB/Byte Swap
D[15:0]	I/O	Data Bus [15:0]
ĪNT	Oz	Interrupt (Active Low)
GPIOAn	I/Opd	General-Purpose I/O A (Port n)
GPIOBn	I/Opd	General-Purpose I/O B (Port n)
	SPI	SERIAL INTERFACE
CS	I	Chip Select (Active Low)
ALE	I	Address Latch Enable
SCLK	I	Serial Clock
SDI	I	Serial Data Input
SDO	0	Serial Data Output
СРНА	I	Clock Phase
CPOL	I	Clock Polarity
ĪNT	Oz	Interrupt Output (Active Low)
GPIOAn	I/Opd	General-Purpose I/O A (Port n)
GPIOBn	I/Opd	General-Purpose I/O B (Port n)
		CLAD
REFCLK	I	Reference Clock
CLKA	I/O	Clock A DS3 44.736MHz
CLKB	I/O	Clock B E3 34.368MHz
CLKC	I/O	Clock C STS-1 51.84MHz
CLKD	0	Clock D Telecom Bus 77.76MHz or 19.44MHz
	T	JTAG
JTCLK	I	JTAG Clock
JTMS	lpu	JTAG Mode Select
JTDI	lpu	JTAG Data Input
JTDO	Oz	JTAG Data Output
JTRST	lpu	JTAG Reset (Active Low)
		UPPLY AND GROUND PINS
VDD18	P	Digital Core 1.8V Power, 1.8V ±10%
VDD33	Р	I/O 3.3V Power, 3.3V ±5%
VSS	Р	Ground for V <sub>DD18</sub> and V <sub>DD33</sub>
RVDDn	Р	Receive 1.8V Power, 1.8V ±10% (Port n)
RVSSn	Р	Receive Ground (Port n)
TPVSSn	Р	Transmit 1.8V Power, 1.8V ±10% (Port n)
TVDDn	Р	Transmit 1.8V Power, 1.8V ±10% (Port n)
TVSSn	Р	Transmit Ground (Port n)
CVDD	Р	CLAD 1.8V ±10%
CVSS	Р	CLAD Ground
JTVDDn	Р	Jitter Attenuator 1.8V Power, 1.8V ±10% (Port n)
JTVSSn P Jitter Attenuator Ground (Port n)		
MANUFACTURING TEST		
MT Test Manufacturing Test Pins. Leave unconnected.		

# 8.2 Detailed Pin Descriptions

n = port number (1–4 for DS32504, 1–3 for DS32503, 1–2 for DS32502, 1 for DS32501); I = input; lpu = input with internal pullup resistor; lpd = input with internal pulldown resistor; la = analog input; l/O = bidirectional in/out; l/Opd = bidirectional in/out with internal pulldown resistor; O = output; Oz = high-impedance output (needs an external pullup or pulldown resistor to keep the node from floating); Oa = analog output (high impedance); P= power supply or ground. All unused input pins without pullup should be tied low.

Note: All internal pullup resistors are  $50k\Omega$  tied to 2.2VDC.

### Table 8-2. Analog Line Interface Pin Descriptions

PIN NAME	TYPE	FUNCTION
TXPn, TXNn	Oa	<b>Transmitter Analog Outputs.</b> These differential AMI outputs are coupled to the outbound 75 $\Omega$ coaxial cable through a 1:1 transformer (Figure 3-2). These outputs can be disabled (high impedance) using the TOEn pin or the TOE or TPD configuration bits. See Section 9.2.8.
RXPn, RXNn	la	<b>Receiver Analog Inputs.</b> These differential AMI inputs are coupled to the inbound $75\Omega$ coaxial cable through a 1:1 transformer (Figure 3-2). See Section 9.3.1.

#### Table 8-3. Digital Framer Interface Pin Descriptions

PIN NAME	TYPE	FUNCTION
TCLKn	I	<b>Transmit Clock.</b> A DS3 (44.736MHz $\pm$ 20ppm), E3 (34.368MHz $\pm$ 20ppm), or STS (51.840MHz $\pm$ 20ppm) clock should be applied at this pin. Data to be transmitted is clocked into the device at TPOS/TDAT and TNEG either on the rising edge of TCLK (TCLKI = 0) or the falling edge of TCLK (TCLKI = 1). When the PORT.CR2:TCC = 1, all ports are clocked by TCLK1, and TCLK <i>x</i> ( <i>x</i> $\neq$ 1) are ignored. See Section 9.2.1 for additional details.
TPOSn/ TDATn	I	Transmit Positive AMI/Transmit NRZ Data. This pin is sampled either on the risingedge of TCLK (TCLKI = 0) or on the falling edge of TCLK (TCLKI = 1). See Section 9.2.2. <i>TPOSn</i> : When the transmitter is configured to have a bipolar interface (TBIN = 0), a positive pulse is transmitted on the line when TPOS is high. <i>TDATn</i> : When the transmitter is configured to have a binary interface (TBIN = 1), the data on TDAT is transmitted after B3ZS or HDB3 encoding.
TNEGn	I	<b>Transmit Negative AMI.</b> When the transmitter is configured to have a bipolar interface (TBIN = 0), a negative pulse is transmitted on the line when TNEG is high. When the transmitter is configured to have a binary interface TBIN = 1), TNEG is ignored and should be wired either high or low. TNEG is sampled either on the rising edge of TCLK (TCLKI = 0) or the falling edge of TCLK (TCLKI = 1). See Section 9.2.2.
RCLKn	Oz	<b>Receive Clock.</b> The clock recovered from the receive signal is output on the RCLK pin. Recovered data is output on the RPOS/RDAT and RNEG/RLCV pins on the falling edge of RCLK (RCLKI = 0) or the rising edge of RCLK (RCLKI = 1). During an LOS condition (RLOSn = 0), the RCLK output signal is derived from the LIU's reference clock. See Section 9.3.6.
RPOSn/ RDATn	Oz	<ul> <li>Receive Positive AMI/Receive NRZ Data. This pin is updated either on the falling edge of RCLK (RCLKI = 0) or the rising edge of RCLK (RCLKI = 1). See Section 9.3.6.</li> <li><i>RPOSn</i>: When the receiver is configured to have a bipolar interface (RBIN = 0), RPOS pulses high for each positive AMI pulse received.</li> <li><i>RDATn</i>: When the receiver is configured to have a binary interface (RBIN = 1), RDAT outputs decoded binary data.</li> </ul>
RNEGn/ RLCVn	Oz	Receive Negative AMI/Receive Line-Code Violation. This pin is updated either on the falling edge of RCLK (RCLKI = 0) or the rising edge of RCLK (RCLKI = 1). See Section 9.3.6 for further details on code violations. <i>RNEGn:</i> When the receiver is configured to have a bipolar interface (RBIN = 0), RNEG pulses high for each negative AMI pulse received. <i>RLCVn:</i> When the receiver is configured to have a binary interface (RBIN = 1), RLCV pulses high to flag code violations.

# Table 8-4. Global Pin Descriptions

PIN NAME	TYPE	FUNCTION
IFSEL[2:0]	I	Interface Select 000 = Hardware interface mode (external LIU termination) 001 = Hardware interface mode (internal LIU termination) 010 = SPI serial interface, address and data MSB first 011 = SPI serial interface, address and data LSB first 100 = 8-bit parallel interface, Intel style (CS, RD, WR control signals) 101 = 8-bit parallel interface, Motorola style (CS, RD, WR control signals) 110 = 16-bit parallel interface, Intel style (CS, RD, WR control signals) 111 = 16- bit parallel interface, Motorola style (CS, R/W, DS control signals) 111 = 16- bit parallel interface, Motorola style (CS, R/W, DS control signals) Note: The device should be reset (RST low) when the device is first placed in hardware mode.
TEST	I	<b>Factory Test Enable (Active Low).</b> This pin enables the internal scan test mode when low. For normal operation tie high. This is an asynchronous input.
HIZ	I	<b>High-Impedance Test Enable (Active Low).</b> This signal is used to enable testing. When this signal is low while JTRST is low, all of the digital output and bi-directional pins are placed in the high impedance state. For normal operation this signal is high. This is an asynchronous input.
RST	Ipu	<b>Reset (Active Low, Open Drain, Internal 10k<math>\Omega</math> Pullup to V<sub>DD33</sub>).</b> When this global asynchronous reset is pulled low, all internal circuitry is reset and all internal registers are forced to their default values. The device is held in reset as long as $RST$ is low. $RST$ should be held low for at least two reference clock cycles. See Section 9.11.
RESREF	Oa	<b>Reference Resistor.</b> This pin is tied to $V_{SS}$ through a 10k $\Omega \pm 1\%$ resistor. This accurate resistor is used to calibrate on-chip resistor values including internal transmit and receive termination resistors.

# Table 8-5. Hardware Interface Pin Descriptions

PIN NAME	TYPE	FUNCTION	
IFSEL[2:0]	Ι	Termination Select 000 = External LIU termination 001 = Internal LIU termination	
LMn[1:0]	lpd	LIU Mode Control (Port n). When the hardware interface is enabled (IFSEL = 00X), these pins set the LIU mode for port n. 00 = DS3 01 = E3 10 = STS-1 11 = reserved	
TAISn	I	<ul> <li>Transmit AIS Control (Port n). When the hardware interface is enabled (IFSEL = 00X), these pins control the AIS insertion port n.</li> <li>0 = transmit normal data</li> <li>1 = transmit AIS</li> <li>The type of AIS signal is specified by the LMn[1:0] pins. See Section 9.2.4.</li> <li>Transmit Binary Interface Control (All Ports). When the hardware interface is enabled (IFSEL = 00X), this pin controls the TPOS/TNEG interface for all ports. See Section 9.2.2.</li> <li>0 = Transmitter framer interface is bipolar on the TPOS and TNEG pins, and the B3ZS/HDB3 encoder is disabled.</li> <li>1 = Transmitter framer interface is binary on the TDAT pin, and the B3ZS/HDB3 encoder is enabled.</li> </ul>	
TBIN	I		
TCLKI	Ι	<b>Transmit Clock Invert Control (All Ports).</b> When the hardware interface is enabled (IFSEL = 00X), this pin controls the TCLK inversion for all ports. See Section 9.2.1. 0 = TPOS/TDAT and TNEG are sampled on the <b>rising</b> edge of TCLK. 1 = TPOS/TDAT and TNEG are sampled on the <b>falling</b> edge of TCLK.	

PIN NAME	E TYPE FUNCTION		
TLBOn	I	Transmit Line Build-Out Control (Port n). When the hardware interface is enabled (IFSEL = 00X), this pin specifies cable length for waveform shaping in DS3 and STS-modes. In E3 mode it is ignored and should be wired high or low. See Section 9.2.6. 0 = Cable length ≥ 225ft 1 = Cable length < 225ft	
TOEn	lpd	<b>Transmitter Output Enable Control (Port n).</b> This pin enables and disables the transmitter outputs. The transmitter continues to operate internally when the outputs are disabled; only the line driver and driver monitor are disabled. See Section 9.2.7. These pins are available in both hardware and microprocessor interface modes. 0 = TXPn/TXNn output drivers disabled (high impedance) 1 = TXPn/TXNn output drivers enabled	
TPD	I	<b>Transmit Power-Down (All Ports).</b> When the hardware interface is enabled (IFSEL = 00X), this pin controls the power-down feature for all ports. See Section 9.2.10. 0 = Enable all transmitters 1 = Power down all transmitters (drivers become high impedance)	
RBIN	I	<ul> <li>Receive Binary Interface Control (All Ports). When the hardware interface is enabled (IFSEL = 00X), this pin controls the RPOS/RNEG interface for all ports. See Section 9.3.6.</li> <li>0 = Receiver framer interface is bipolar on the RPOS and RNEG pins, and the B3ZS/HDB3 encoder is disabled.</li> <li>1 = Receiver framer interface is binary on the RDAT pin, and the B3ZS/HDB3 encoder is enabled.</li> </ul>	
RCLKI	I	<b>Receive Clock Invert Control (All Ports).</b> When the hardware interface is enabled (IFSEL = 00X), this pin controls the RCLK inversion for all ports. See Section 9.3.6.3. 0 = RPOS/RDAT and RNEG/RLCV update on the falling edge of RCLK. 1 = RPOS/RDAT and RNEG/RLCV update on the rising edge of RCLK.	
RLOSn	0	<b>Receive Loss of Signal Status (Port n).</b> This pin is asserted upon detection of 192 consecutive zeros in the receive data stream. It is deasserted when there are no excessive zero occurrences over a span of 192 clock periods. An excessive zero occurrence is defined as three or more consecutive zeros in DS3 and STS-1 modes or four or more zeros in E3 mode. These pins are available in both hardware and microprocessor interface modes. See Section 9.3.5.	
RMONn	I	Receive Monitor Preamp Control (Port n). When the hardware interface is enabled (IFSEL = 00X), these pins control the LIU preamp for port n. This pin determines whether the receiver preamp is enabled in port n to provide flat gain to the incoming signal before the AGC/equalizer block processes it. This feature should be enabled when the device is being used to monitor signals that have been resistively attenuated by a monitor jack. See Section 9.3.2 for more information. 0 = Disable the monitor preamp 1 = Enable the monitor preamp	
RPD	I	<ul> <li>Receive Power-Down (All Ports). When the hardware interface is enabled</li> <li>(IFSEL = 00X), this pin controls the power-down feature for all ports. See Section 9.3.7.</li> <li>0 = Enable all receivers</li> <li>1 = Power down all receivers (RXPn/RXNn high impedance; RCLKn, RPOS/RDAT and RNEGn/RLCVn high impedance)</li> </ul>	
JAD[1:0]       I       Jitter Attenuator Depth (All Ports). When the hardware interface is enable (IFSEL = 00X), these pins control the jitter attenuator for all ports.         00 = 16 bits       00 = 16 bits         01 = 32 bits       10 = 64 bits         11 = 128 bits       11 = 128 bits		Jitter Attenuator Depth (All Ports). When the hardware interface is enabled (IFSEL = 00X), these pins control the jitter attenuator for all ports. 00 = 16 bits 01 = 32 bits 10 = 64 bits	
		Jitter Attenuator Select (All Ports). These pins select the location of the jitter attenuator when hardware interface is enabled (IFSEL = 00X). See Section 9.4. 00 = Disabled 01 = Receive path	

PIN NAME	TYPE	FUNCTION	
LBn[1:0]Ithese pins set the loopback mode for port n. See Section 9.6. 00 = No loopback 01 = Diagnostic Loopback (DLB) 10 = Line Loopback (LLB)		00 = No loopback 01 = Diagnostic Loopback (DLB)	
CLAD Bypass Control. When the hardware interface is enabled (IFSEL = 00X), controls whether the CLAD is used or bypassed. See Section 9.7.1. 0 = Synthesize the DS3, E3, and STS-1 clocks from the clock on the REFCLK pi		<b>CLAD Bypass Control.</b> When the hardware interface is enabled (IFSEL = 00X), this pin controls whether the CLAD is used or bypassed. See Section 9.7.1. 0 = Synthesize the DS3, E3, and STS-1 clocks from the clock on the REFCLK pin 1 = Source the DS3, E3, and STS-1 clocks from the CLKA, CLKB and CLKC pins	

PRELIMINARY

# Table 8-6. Parallel Interface Pin Descriptions

PIN NAME	TYPE	FUNCTION	
CS	I	Chip Select (Active Low). This pin must be asserted to read or write internal registers. See Section 9.8.3.	
RD/DS	I	Read Enable (Active Low)/Data Strobe (Active Low)         RD:       For the Intel-style bus (IFSEL = 1X0), RD is asserted to read internal registers.         DS:       For the Motorola-style bus (IFSEL = 1X1), DS is asserted to access internal registers while the R/W pin specifies whether the access is a read or a write. See Section 9.8.3.	
WR/R/W	I	Write Enable (Active Low)/Read/Write Select $\overline{WR}$ : For the Intel-style bus (IFSEL = 1X0), $\overline{WR}$ is asserted to write internal registers. $R/\overline{W}$ : For the Motorola-style bus (IFSEL = 1X1), R/W determines the type of bus transaction, with R/W = 1 indicating a read and R/W = 0 indicating a write. See Section 9.8.3.	
ALE	I	Address Latch Enable. This pin controls a latch on the A[9:0] inputs. For a nonmultiplexed parallel bus, ALE is wired high to make the latch transparent. For a multiplexed parallel bus, the falling edge of ALE latches the address. See Section 9.8.3.	
A[9:1]	I	Address Bus (excluding LSB). These inputs specify the address of the internal 16-bit register to be accessed. A[9] is not present on the DS32502 and DS32503; A[9:8] are not present on the DS32501. See Section 9.8.	
A[0]/ BSWAP	I	Address Bus LSB/Byte Swap. See Section 9.8.2.         A[0]: This pin is connected to the lower address bit in 8-bit bus modes (IFSEL = 10X).         0 = Output register bits 7:0 on D[7:0]; D[15:8] high impedance         1 = Output register bits 15:8 on D[7:0]; D[15:8] high impedance         BSWAP: This pin is tied high or low in 16-bit bus modes ( = 11X).         0 = Output register bits 15:8 on D[15:8] and bits 7:0 on D[7:0]         1 = Output register bits 15:8 on D[15:8] and bits 7:0 on D[7:0]         1 = Output register bits 15:8 on D[15:8] and bits 7:0 on D[7:0]	
D[15:0]	I/O	<b>Data Bus.</b> A 8-bit or 16-bit bidirectional data bus. These pins are inputs during writes to internal registers and outputs during reads. D[15:8] are disabled (high impedance) in 8-bit bus modes (IFSEL = 10X). D[15:0] are disabled (high impedance) when $\overline{CS} = 1$ or $\overline{RST} = 0$ . In 16-bit bus modes (IFSEL = 11X) the upper and lower bytes can be swapped by pulling the BSWAP pin high. See Section 9.8.	
Interrupt Output (Active Low, Open Drain or Push-Pull). T           INT         Oz           INT         Oz           INT         Interrupt is serviced or masked. When G           INT         Interrupt is high impedance when inactive (default). When INTM =		<b>Interrupt Output (Active Low, Open Drain or Push-Pull).</b> This pin is driven low in response to one or more unmasked, active interrupt sources within the device. INT remains low until the interrupt is serviced or masked. When GLOBAL.CR2:INTM = 0, INT is high impedance when inactive (default). When INTM = 1, INT is driven high when inactive. INT is high impedance when RST = 0. See Section 9.10.	
GPIOAn	I/Opd	<b>General-Purpose I/O A.</b> When a microprocessor interface is enabled (IFSEL $\neq$ 00X), this pin is the general-purpose I/O pin for port n. See Section <u>9.7.3</u> .	
GPIOBn	l/Opd	<b>General-Purpose I/O B.</b> When a microprocessor interface is enabled (IFSEL $\neq$ 00X), this pin is the general-purpose I/O pin for port n. See Section <u>9.7.3</u> . <b>Note:</b> GPIOB1, GPIOB2, and GPIOB3 can also be programmed as global control/status pins.	

# Table 8-7. SPI Serial Interface Pin Descriptions

**Note:** Pins in the following table are muxed with pins in Table 8-6, and are valid only when the SPI serial interface is enabled (IFSEL = 01X).

PIN NAME	TYPE	FUNCTION	
CS	I	<b>Chip Select (Active Low).</b> This pin must be asserted to read or write internal registers. See Section 9.9.	
ALE	I	Address Latch Enable. For SPI serial interface operation, ALE must be wired high.	
SCLK	I	Serial Clock. SCLK is always driven by the SPI bus master. See Section 9.9.	
SDI	I	<b>Serial Data Input.</b> The SPI bus master transmits data to the device on this pin. See Section 9.9.	
SDO	0	<b>Serial Data Output.</b> The device transmits data to the SPI bus master on this pin. See Section 9.9.	
СРНА	I	Clock Phase. See Section 9.9.         0 = Data is latched on the leading edge of the SCLK pulse.         1 = Data is latched on the trailing edge of the SCLK pulse.         Clock Polarity. See Section 9.9.         0 = SCLK is normally low and pulses high during bus transactions.         1 = SCLK is normally high and pulses low during bus transactions.	
CPOL	I		
ĪNT	Oz	z Interrupt Output (Active Low, Open Drain). See INT pin description in Table 8-6.	
GPIOAn	I/Opd	General-Purpose I/O. See GPIOAn pin description in Table 8-6.	
GPIOBn	I/Opd	General-Purpose I/O. See GPIOBn pin description in Table 8-6.	

## Table 8-8. CLAD Pin Descriptions

PIN NAME	TYPE	FUNCTION	
REFCLK	I	<b>Reference Clock.</b> The signal on this pin is the input reference clock to the CLAD and must be transmission quality (±20ppm, low jitter). In hardware mode REFCLK must be 19.44MHz. In microprocessor interface modes REFCLK can be any of several frequencies. See Section 9.7.1.	
CLKA	I/O	<ul> <li>Clock A DS3 44.736MHz. When the CLAD is bypassed a transmission-quality DS3 clock (44.736MHz ±20ppm, low jitter) must be connected to this pin if any of the LIUs are to operate in DS3 mode. When the CLAD is enabled this pin can be configured to output the DS3 clock synthesized by PLL-A. See Section 9.7.1.</li> <li>Clock B E3 34.368MHz. When the CLAD is bypassed a transmission-quality E3 clock (34.368MHz ±20ppm, low jitter) must be connected to this pin if any of the LIUs are to operate in E3 mode. When the CLAD is bypassed a transmission-quality E3 clock (34.368MHz ±20ppm, low jitter) must be connected to this pin if any of the LIUs are to operate in E3 mode. When the CLAD is enabled this pin can be configured to output the E3 clock synthesized by PLL-B. See Section 9.7.1.</li> </ul>	
CLKB	I/O		
CLKC	I/O	<b>Clock C STS-1 51.84MHz.</b> When the CLAD is bypassed a transmission-quality ST clock (51.84MHz +20ppm_low jitter) must be connected to this pin if any of the LU	
CLKD	0	<b>Clock D Telecom Bus 77.76MHz or 19.44MHz.</b> When the CLAD is bypassed this pin is driven low. When the CLAD is enabled this pin can output a 77.76MHz or 19.44MHz clock synthesized by PLL-D. See Section 9.7.1.	

# Table 8-9. JTAG Pin Descriptions

PIN NAME	TYPE	FUNCTION	
JTCLK	I	<b>JTAG Clock.</b> This pin shifts data into JTDI on the rising edge and out of JTDO on the falling edge. JTCLK is typically a low frequency (less than 10MHz) 50% duty cycle clo signal. If boundary scan is not used, JTCLK should be pulled high. See Section 11.	
JTMS	lpu	<b>JTAG Mode Select (Internal 10k<math>\Omega</math> Pullup to V<sub>DD33</sub>).</b> This pin is used to control the JTAG controller state machine. JTMS is sampled on the rising edge of JTCLK. If boundary scan is not used, JTMS should be left unconnected or pulled high. See Section 11.	
JTDI	lpu	<b>JTAG Data Input (Internal 10k</b> $\Omega$ <b>Pullup to V</b> <sub>DD33</sub> <b>).</b> This pin is used to input data into the register that is enabled by the JTAG controller state machine. JTDI is sampled on the rising edge of JTCLK. If boundary scan is not used, JTDI should be left unconnected or pulled high. See Section 11.	
JTDO	Oz	<b>JTAG Data Output.</b> This pin is the output of an internal scan shift register enabled by the JTAG controller state machine. JTDO is updated on the falling edge of JTCLK. JTDO is in high impedance mode when a register is not selected or when the JTRST pin is low. JTDO goes into and out of high*impedance mode after the falling edge of JTCLK. See Section 11.	
JTRST	lpu	<b>JTAG Reset (Internal 10k<math>\Omega</math> Pullup to V<sub>DD33</sub>).</b> When active this pin forces the JTAG controller logic into the reset state and forces the JTDO pin into high impedance mode. The JTAG controller is also reset when power is first applied via a power-on reset circuit. JTRST can be driven high or low for normal operation, but must be high for JTAG operation. See Section 11.	

# Table 8-10. Power-Supply Pin Descriptions

PIN NAME	TYPE	FUNCTION	
V <sub>DD18</sub>	Р	Digital Core 1.8V Power, 1.8V ±10%	
V <sub>DD33</sub>	Р	I/O 3.3V Power, 3.3V ±5%	
V <sub>SS</sub>	Р	Ground for V <sub>DD18</sub> and V <sub>DD33</sub>	
RVDDn	Р	Receive 1.8V Power, 1.8V ±10%	
RVSSn	Р	Receive Ground	
TVDDn	Р	Transmit 1.8V Power, 1.8V ±10%	
TVSSn	Р	Transmit Ground	
CVDD	Р	CLAD 1.8V ±10%	
CVSS	Р	CLAD Ground	

# Table 8-11. Manufacturing Test Pin Descriptions

PIN NAME	TYPE	FUNCTION	
MT	Test	Manufacturing Test Pin. Leave unconnected.	

# 9. FUNCTIONAL DESCRIPTION

#### 9.1 LIU Mode

Each port is independently configurable for DS3, E3 or STS-1 operation. When the hardware interface is enabled (IFSEL = 00X), the LMn[1:0] pins specify the LIU mode. When a microprocessor interface is enabled (IFSEL  $\neq$  00X) the PORT.CR2:LM[1:0] control bits specify the LIU mode.

#### 9.2 Transmitter

#### 9.2.1 Transmit Clock

If the jitter attenuator is not enabled in the transmit path, the signal on TCLK is the transmit line clock and must be transmission quality (i.e.,  $\pm$ 20ppm frequency accuracy and low jitter). If the jitter attenuator is enabled in the transmit path, the signal on TCLK can be jittery and/or periodically gapped, but must still have an average frequency within  $\pm$ 20ppm of the nominal line rate. When enabled in the transmit path, the jitter attenuator generates the transmit line clock. See Section 9.4 for more information about the jitter attenuator.

The polarity of TCLK can be inverted to support glueless interfacing to a variety of neighboring components. Normally data is sampled on the TPOS/TDAT and TNEG pins on the rising edge of TCLK. To sample these pins on the falling edge of TCLK, pull the TCLKI (hardware interface mode) pin high or set the PORT.INV:TCLKI (microprocessor interface mode) configuration bit.

#### 9.2.1.1 Transmit Common Clock Mode

In microprocessor interface mode the PORT.CR2:TCC register bit specifies whether the transmit clock for port n comes from TCLKn or TCLK1. In designs where the transmit paths of all ports can be clocked synchronously with one another, common transmit clocking reduces wiring complexity between the LIU and the neighboring framer or mapper component.

#### 9.2.2 Framer Interface Format and the B3ZS/HDB3 Encoder

Data to be transmitted can be input in either bipolar or binary format.

#### 9.2.2.1 Bipolar Interface Format

To select the bipolar interface format, pull the TBIN (hardware interface mode) pin low or clear the PORT.CR2:TBIN (microprocessor interface mode) configuration bit. In bipolar format, the B3ZS/HDB3 encoder is disabled and the data to be transmitted is sampled on the TPOS and TNEG pins. Positive-polarity pulses are indicated by TPOS = 1, while negative-polarity pulses are indicated by TNEG = 1. If TPOS and TNEG are high at the same time the transmitter generates an AMI pulse that is the opposite state of the pulse previously transmitted.

#### 9.2.2.2 Binary Interface Format

To select the binary interface format, pull the TBIN pin high (hardware interface mode for all ports) or set the PORT.CR2:TBIN configuration bit (microprocessor interface mode for each port). In binary format, the B3ZS/HBD3 encoder is enabled, and the NRZ data to be transmitted is sampled on the TDAT pin. The TNEG pin is ignored in binary interface mode and should be wired low. In DS3 and STS-1 modes, B3ZS encoding is performed. In these modes whenever three consecutive zeros are found in the transmit data stream they are replaced with a B3ZS codeword. In E3 mode HDB3 encoding is performed. In this mode, whenever four consecutive zeros are found in the transmit data stream they are replaced with an HDB3 codeword. In all three modes, the B3ZS or HDB3 codeword is constructed such that the last bit is a BPV with the opposite polarity of the most recently transmitted BPV.

#### 9.2.3 Error Insertion

Bipolar violation (BPV) errors and excessive zeros (EXZ) errors can be inserted into the transmit data stream using the transmit manual error insert (TMEI) logic (see Section 9.7.5). Configuration bit LINE.TCR:BPVI enables the insertion of bipolar violations, while LINE.TCR:EXZI enables the insertion of excessive zero events. **Note:** BPV errors and EXZ errors can only be inserted in the binary interface format.

If the transmitter is configured for binary interface format (Section 9.2.2.2) and BPVI = 1 then when the configured manual error insert control goes from 0 to 1 the transmitter waits for the next occurrence of two consecutive 1s where the polarity of the first 1 is opposite the polarity of the BPV in the last B3ZS/HDB3 codeword. The first 1 is transmitted according to the normal AMI rule, but the second 1 is transmitted with the same polarity as the first 1, thus making the second 1 a bipolar violation.

If the transmitter is configured for binary interface format (Section 9.2.2.2) and EXZI = 1 then when the configured manual error insert control goes from 0 to 1 the transmitter waits for the next occurrence of three (four) consecutive zeros in the transmit data stream and inhibits the replacement of those zeros with a B3ZS (HDB3) codeword.

The transmitter ensures that there is at least one intervening 1 between consecutive BPV or EXZ errors. If a second error insertion request of a given type (BPV or EXZ) is initiated before a previous request has been completed, the second request is ignored.

#### 9.2.4 AIS Generation

The transmitter can be configured to transmit an AIS signal by asserting the TAIS pin (hardware interface mode) or the PORT.CR3:TAIS (microprocessor interface mode) configuration bit. In hardware mode, the type of AIS signal to be generated is specified by the LMn[1:0] pins. In microprocessor interface mode the type of AIS signal to be generated is specified by PORT.CR2:LM[1:0] configuration bits and the PORT.CR3:AIST configuration bit. When AIST = 1, the AIS signal is the framed DS3 AIS signal in DS3 mode, unframed all ones in E3 mode, and the AIS-L signal in STS-1 mode. The AIS-L signal is normally scrambled, but scrambling can be disabled by setting PORT.CR3:SCRD = 1. When AIST = 0, the AIS signal is unframed all ones in all modes when AIS insertion is requested (TAIS = 1).

#### 9.2.5 Waveshaping


#### 9.2.5.1 Standards-Compliant Waveshaping

Waveshaping converts the transmit clock, positive data, and negative data signals into a single analog AMI signal with the waveshape required for interfacing to DS3/E3/STS-1 lines. Figure 9-1 and Table 9-1 show the DS3 waveform equations and template. Figure 9-2 and Table 9-3 show the STS-1 waveform equations and template. Figure 9-3 shows the E3 waveform template.

#### 9.2.5.2 **Programmable Waveshaping**

The transmit waveshape can be adjusted with the TWSC[19:0] bits in the LIU.TWSCR1 and LIU.TWSCR2 registers. These signals control the amplitude, slew rates and various other aspects of the waveform template. See the register descriptions for further details.

## Figure 9-1. DS3 Waveform Template



PRELIMINARY


# Table 9-1. DS3 Waveform Equations

TIME (IN UNIT INTERVALS)	NORMALIZED AMPLITUDE EQUATION			
UPPER CURVE				
-0.85 ≤ T ≤ -0.68	0.03			
$-0.68 \le T \le +0.36$	0.5 {1 + sin[(π / 2)(1 + T / 0.34)]} + 0.03			
$0.36 \le T \le 1.4$	0.08 + 0.407e <sup>-1.84(T - 0.36)</sup>			
LOWER CURVE				
-0.85 ≤ T ≤ -0.36	-0.03			
$-0.36 \le T \le +0.36$	0.5 {1 + sin[(π / 2)(1 + T / 0.18)]} - 0.03			
$0.36 \le T \le 1.4$	-0.03			

# Table 9-2. DS3 Waveform Test Parameters and Limits

PARAMETER	SPECIFICATION
Rate	44.736Mbps (±20ppm)
Line Code	B3ZS
Transmission Medium	Coaxial cable (AT&T 734A or equivalent)
Test Measurement Point	At the end of 0 to 450ft of coaxial cable
Test Termination	$75\Omega$ (±1%) resistive
Pulse Amplitude	Between 0.36V and 0.85V
Pulse Shape	An isolated pulse (preceded by two zeros and followed by one or more zeros) falls within the curves listed in Table 9-1
Unframed All-Ones Power Level at 22.368MHz	Between -1.8dBm and +5.7dBm
Unframed All-Ones Power Level at 44.736MHz	At least 20dB less than the power at 22.368MHz
Pulse Imbalance of Isolated Pulses	Ratio of positive and negative pulses must be between 0.90 and 1.10

# Figure 9-2. STS-1 Waveform Template



PRELIMINARY

# Table 9-3. STS-1 Waveform Equations

TIME (IN UNIT INTERVALS)	NORMALIZED AMPLITUDE EQUATIONS			
UPPER CURVE				
$-0.85 \le T \le -0.68$	0.03			
-0.68 ≤ T ≤ +0.26	0.5 {1 + sin[(π / 2)(1 + T / 0.34)]} + 0.03			
$0.26 \le T \le 1.4$	0.1 + 0.61e <sup>-2.4(T - 0.26)</sup>			
LOWER CURVE				
-0.85 ≤ T ≤ -0.36	-0.03			
-0.36 ≤ T ≤ +0.36	0.5 {1 + sin[(π / 2)(1 + T / 0.18)]} - 0.03			
$0.36 \le T \le 1.4$	-0.03			

# Table 9-4. STS-1 Waveform Test Parameters and Limits

PARAMETER	SPECIFICATION			
Rate	51.840Mbps (±20ppm)			
Line Code	B3ZS			
Transmission Medium	Coaxial cable (AT&T 734A or equivalent)			
Test Measurement Point	At the end of 0 to 450ft of coaxial cable			
Test Termination	75 $\Omega$ (±1%) resistive			
Pulse Amplitude	0.800V nominal (not covered in specs)			
Pulse Shape	An isolated pulse (preceded by two zeros and followed by one or more zeros) falls within the curved listed in Table 9-3			
Unframed All-Ones Power Level at 25.92MHz	Between -1.8dBm and +5.7dBm			
Unframed All-Ones Power Level at 51.84MHz	At least 20dB less than the power at 25.92MHz			

# PRELIMINARY

#### Figure 9-3. E3 Waveform Template




Table 9-5. E3 Waveform Test Parameters and Limits

PARAMETER	SPECIFICATION
Rate	34.368Mbps (±20ppm)
Line Code	HDB3
Transmission Medium	Coaxial cable (AT&T 734A or equivalent)
Test Measurement Point	At the transmitter
Test Termination	$75\Omega (\pm 1\%)$ resistive
Pulse Amplitude	1.0V (nominal)
Pulse Shape	An isolated pulse (preceded by two zeros and followed by one or more zeros) falls within the template shown in Figure 9-3
Ratio of the Amplitudes of Positive and Negative Pulses at the Center of the Pulse Interval	0.95 to 1.05
Ratio of the Widths of Positive and Negative Pulses at the Nominal Half Amplitude	0.95 to 1.05

#### 9.2.6 Line Build-Out

Because DS3 and STS-1 signals must meet the waveform templates at the cross-connect through any cable length from 0 to 450 feet, the waveshaping circuitry includes a selectable LBO feature. For cable lengths of 225 feet or greater, both the TLBO pin (hardware interface mode) and the LIU.CR1:TLBO configuration bit (microprocessor interface mode) should be low to disable the LBO circuitry. When the LBO circuitry is disabled, output pulses are driven onto the coaxial cable without any preattenuation. For cable lengths less than 225 feet, either the TLBO pin (hardware interface mode) or the LIU.CR1:TLBO configuration bit (microprocessor interface mode) should be high to enable the LBO circuitry. When the LBO circuitry is enabled, pulses are preattenuated by the LBO circuitry before being driven onto the coaxial cable to provide attenuation that mimics the attenuation of 225 feet of coaxial cable.

#### 9.2.7 Line Driver

The transmit line driver can be disabled (TXP and TXN outputs high impedance) by deasserting the TOE pin (hardware interface mode) and deasserting the LIU.CR1:TOE (microprocessor interface mode) configuration bit. Powering down the transmitter through the TPD pin (hardware interface mode) or the PORT.CR1:TPD (microprocessor interface mode) configuration bit also disables the transmit line driver.

PRELIMINARY

#### 9.2.8 Interfacing to the Line

The transmitter interfaces to the outgoing DS3/E3/STS-1 coaxial cable ( $75\Omega$ ) through a 1:1 isolation transformer connected to the TXP and TXN pins. The transmit line termination can be internal to the device, external to the device, or a combination of both. Figure 3-2 shows the arrangement of the transformer when the internal termination is enabled (LIU.CR1:TTRE = 1) and no external termination resistors are used. Figure 3-3 shows the arrangement of the transformer and external termination resistors when the internal termination is disabled (LIU.CR1:TTRE = 0). Note that internal termination is only available when a microprocessor interface is enabled. The internal termination resistor value for the transformer and provide a list of recommended transformers.

#### 9.2.9 Driver Monitor and Output Failure Detection

The transmit driver monitor compares the amplitude of the transmit waveform to thresholds  $V_{TXMIN}$  and  $V_{TXMAX}$ . If the amplitude is less than  $V_{TXMIN}$  or greater than  $V_{TXMAX}$  for approximately 32 reference clock cycles, then the monitor sets the LIU.SR:TDM status bit. The setting of LIU.SR:TDM can cause an interrupt if enabled by LIU.SRIE:TDMIE. When the transmitter is disabled, the transmit driver monitor is also disabled. The transmit driver monitor is clocked by the LIU's reference clock.

Note that the transmit driver monitor can be affected by reflections caused by shorts and opens on the line. A short circuit at a distance less than a few inches (~11 inches for FR4 material) can introduce inverted reflections that reduce the outgoing pulse amplitude below the  $V_{TXMIN}$  threshold and thereby activate the TDM status bit. Similarly an open circuit a similar distance away can introduce noninverted reflections that increase the outgoing amplitude above the  $V_{TXMIN}$  threshold and thereby activate the TDM status bit. Similarly anopen circuit a similar distance away can introduce noninverted reflections that increase the outgoing amplitude above the  $V_{TXMAX}$  threshold and thereby activate the TDM status bit. Shorts and opens at larger distances away from TXP/TXN can also activate the TDM status bit, but this effect is data-pattern dependent.

If either TXP or RXP is not connected (open), shorted to  $V_{DD}$ , or shorted to  $V_{SS}$ , then a transmit failure alarm is declared by setting the LIU.SR:TFAIL status bit. A change of state of the TFAIL status bit can cause an interrupt if enabled by LIU.SRIE:TFAILIE. TFAIL is cleared when activity is detected on both TXP and RXP.

#### 9.2.10 Power-Down

To minimize power consumption when the transmitter is not being used, the TPD pin (hardware interface mode for all ports) or the PORT.CR1:TPD configuration bit (microprocessor interface mode for each port) can be asserted. When the transmitter is powered down, the TXP and TXN pins are put in a high-impedance state and the transmit drivers are powered down.

#### 9.2.11 Jitter Generation (Intrinsic)

The transmitter meets the jitter generation requirements of all applicable standards in Table 9-6, with or without the jitter attenuator enabled. Generated jitter is measured with a jitter-free, 0ppm input clock.

SIGNAL	STANDARD	REQUIREMENT	BANDWIDTH	DS3250x JITTER
DS3	GR-499	0.3 UI <sub>RMS</sub>	10Hz to 400kHz	< 0.1 UI <sub>RMS</sub>
DS3	T1.404	0.5 UI <sub>P-P</sub>	10Hz to 400kHz	< 0.2 UI <sub>P-P</sub>
DS3	T1.404	0.05 UI <sub>P-P</sub>	30kHz to 400kHz	< 0.02 UI <sub>P-P</sub>
DS3	PUB 54014	0.05 UI <sub>P-P</sub>	10Hz to 400kHz	< 0.025 UI <sub>P-P</sub>
DS3	PUB 54014	0.025 UI <sub>P-P</sub>	30kHz to 400kHz	< 0.02 UI <sub>P-P</sub>
E3	G.751	0.05 UI <sub>P-P</sub>	100Hz to 800kHz	< 0.1 UI <sub>P-P</sub>
STS-1	GR-253	0.01 UI <sub>RMS</sub>	12kHz to 400kHz	< 0.005 UI <sub>RMS</sub>
STS-1	GR-253	0.10 UI <sub>P-P</sub>	12kHz to 400kHz	< 0.05 UI <sub>P-P</sub>

#### Table 9-6. Jitter Generation

#### 9.2.12 Jitter Transfer

Without the jitter attenuator on the transmit side, the transmitter passes jitter through unchanged. With the jitter attenuator enabled on the transmit side, the transmitter meets the jitter transfer requirements of all applicable telecommunication standards in Table 2-1. See Figure 9-7.

#### 9.3 Receiver

#### 9.3.1 Interfacing to the Line

The receiver can be transformer-coupled or capacitor-coupled to the line. Typically, the receiver interfaces to the incoming coaxial cable ( $75\Omega$ ) through a 1:1 isolation transformer. The receive line termination can be internal to the device, external to the device, or a combination of both. Figure 3-2 shows the arrangement of the transformer when the internal termination is enabled (LIU.CR2:RTRE = 1) and no external termination resistors are used. Figure 3-3 shows the arrangement of the transformer and external termination resistors when the internal termination is enabled (LIU.CR2:RTRE = 1) and no external termination resistors are used. Figure 3-3 shows the arrangement of the transformer and external termination resistors when the internal termination is enabled (LIU.CR2:RTRE = 0). Note that internal termination is only available when a microprocessor interface is enabled. The internal termination resistor value is specified in LIU.CR2:RRESADJ[3:0]. Table 9-7 and Table 9-8 specify the required characteristics of the transformer and provide a list of recommended transformers. The receiver expects the incoming signal to be in B3ZS- or HDB3-coded AMI format.

PARAMETER	VALUE
Turns Ratio	1:1 ±2%
Bandwidth 75 $\Omega$	0.200MHz to 340MHz (typ)
Primary Inductance	40μΗ (min)
Leakage Inductance	0.12μH (max)
Interwinding Capacitance	10pF (max)
Isolation Voltage	1500V <sub>RMS</sub> (min)

#### **Table 9-7. Transformer Characteristics**

MANUFACTURER	PART	TEMP RANGE	PIN-PACKAGE/ SCHEMATIC	OCL PRIMARY (µH) (min)	L∟ (µH) (max)	BANDWIDTH 75Ω (MHz)
Pulse Engineering	PE-65967	0°C to +70°C	6 SMT LS-1/E	40	0.10	1500
Pulse Engineering	PE-65966	0°C to +70°C	6 THT LC-1/E	40	0.10	1500
Pulse Engineering	T3001	-40°C to +85°C	6 SMT LS-2/E	40	0.11	1500
Pulse Engineering	TX3025	-40°C to +85°C	16 SMT BH/3	100	0.120	1500
Pulse Engineering	TX3036	-40°C to +85°C	24 SMT	100	0.110	1500
Pulse Engineering	TX3047	-40°C to +85°C	32 SMT YB/1	100	0.150	1500
Pulse Engineering	TX3051	-40°C to +85°C	48 SMT	60	0.120	1500
Halo Electronics	TG01-0406NS	0°C to +70°C	6 SMT SMD/A	40	0.10	1500
Halo Electronics	TD01-0406NS	0°C to +70°C	6 DIP DIP/A	40	0.10	1500
Halo Electronics	TG01-0456NS	-40°C to +85°C	6 SMT SMD/A	45	0.12	1500
Halo Electronics	TD01-0456NE	-40°C to +85°C	6 DIP DIP/A	45	0.12	1500

#### Table 9-8. Recommended Transformers

Note: Table subject to change. Multiport transformers are also available. Contact the manufacturer for details at <u>www.pulseeng.com</u> and <u>www.haloelectronics.com</u>.

#### 9.3.2 Optional Preamp

The receiver can be used in monitoring applications, which typically have series resistors with a resistive loss of approximately 20dB. When the RMON pin (hardware interface mode) is high or the LIU.CR2:RMON (microprocessor interface mode) configuration bit is set, the receiver can compensate for this resistive loss by applying 14dB of additional flat gain to the incoming signal before sending the signal to the AGC/equalizer block (an additional 6dB of flat gain is applied in the AGC circuitry for a total gain of 20dB). When the preamp is enabled the receiver automatically determines whether or not to make use of the preamp's additional gain. Status bit LIU.SR:RPAS indicates whether or not the preamp is in use. A change of state of LIU.SR:RPAS can cause an interrupt if enabled by LIU.SRIE:RPASIE.

#### 9.3.3 Automatic Gain Control (AGC) and Adaptive Equalizer

The AGC circuitry applies flat (frequency independent) gain to the incoming signal to compensate for flat losses in the transmission channel and variations in transmission power. Since the incoming signal also experiences frequency-dependent losses as it passes through the coaxial cable, the adaptive equalizer circuitry applies frequency-dependent gain to offset line losses and restore the signal. The AGC/equalizer circuitry automatically adapts to coaxial cable losses from 0 to 22dB, which translates into 0 to 457 meters (1500 feet) of coaxial cable (AT&T 734A or equivalent). The AGC and the equalizer work simultaneously but independently to supply a signal of nominal amplitude and pulse shape to the clock and data recovery block. The AGC/equalizer block automatically handles direct (0 meters) monitoring of the transmitter output signal. The real-time receiver gain level can be read from the LIU.RGLR register.

PRELIMINARY

#### 9.3.4 Clock and Data Recovery (CDR)

The CDR block takes the amplified, equalized signal from the AGC/equalizer block and produces separate clock, positive data, and negative data signals. The CDR operates from the LIU's reference clock. See Section 9.7.1 for more information about reference clocks and clock selection.

The receiver locks onto the incoming signal using a clock recovery PLL. The PLL lock status is indicated in the LIU.SR:RLOL status bit. The RLOL bit is set when the difference between recovered clock frequency and reference clock frequency is greater than 7900ppm and cleared when the difference is less than 7700ppm. A change of state of the RLOL status bit can cause an interrupt if enabled by LIU.SRIE:RLOLIE. Note that if the reference clock is not present, RLOL is not set.

#### 9.3.5 Loss-of-Signal (LOS) Detector

The receiver contains analog and digital LOS detectors. The analog LOS (ALOS) detector resides in the AGC/equalizer block. At approximately 23dB below nominal pulse amplitude ALOS is declared by setting the LIU.SR:ALOS status bit. A change of state of the ALOS status bit can cause an interrupt if enabled by LIU.SRIE:ALOSIE. When ALOS is declared the CDR block forces all zeros out of the data recovery circuit, causing digital LOS (DLOS), which is indicated by the RLOS pin and the LINE.RSR:RLOS status bit. During ALOS the RCLK pin follows the LIU's reference clock, since no clock information is being received on RXP/RXN. ALOS is cleared at approximately 22dB below nominal pulse amplitude. When the preamp is enabled (section 9.3.2) ALOS is declared at approximately 37dB below nominal and cleared at approximately 36dB below nominal.

The digital LOS detector declares DLOS when it detects 192 consecutive zeros in the recovered data stream. When DLOS occurs, the receiver asserts the RLOS pin (if the hardware interface is enabled) and the LINE.RSR:RLOS status bit. DLOS is cleared when there are no EXZ occurrences over a span of 192 clock periods. An EXZ occurrence is defined as three or more consecutive zeros in DS3 and STS-1 modes and four or more consecutive zeros in E3 mode. The RLOS pin and the RLOS status bit are deasserted when the DLOS condition is cleared. A change of state of the LINE.RSR:RLOS status bit can cause an interrupt if enabled by LINE.RSRIE:RLOSIE. DLOS is only declared when B3ZS/HDB3 decoding is enabled (LINE.RCR:RZSD = 0). When B3ZS/HDB3 decoding is disabled in the LIU, decoding should be enabled in the neighboring DS3/E3 framer, and DLOS should be detected and report by the framer.

The requirements of ANSI T1.231 and ITU-T G.775 for DS3 LOS defects are met by the DLOS detector, which asserts RLOS when it counts 192 consecutive zeros coming out of the CDR block and clears RLOS when it counts 192 consecutive pulse intervals without excessive zero occurrences.

The requirements of ITU-T G.775 for E3 LOS defects are met by a combination of the ALOS detector and the DLOS detector, as follows:

#### For E3 RLOS Assertion:

- The ALOS detector in the AGC/equalizer block detects that the incoming signal is less than or equal to a signal level approximately 23 dB below nominal, and mutes the data coming out of the clock and data recovery block. (23 dB below nominal is in the "tolerance range" of G.775, where LOS may or may not be declared.)
- 2) The DLOS detector counts 192 consecutive zeros coming out of the CDR block and asserts RLOS. (192 meets the  $10 \le N \le 255$  pulse-interval duration requirement of G.775.)

#### For E3 RLOS Clear:

- 1) The ALOS detector in the AGC/equalizer block detects that the incoming signal is greater than or equal to a signal level approximately 22 dB below nominal, and enables data to come out of the CDR block. (22 dB is in the "tolerance range" of G.775, where LOS may or may not be declared.)
- The DLOS detector counts 192 consecutive pulse intervals without EXZ occurrences and deasserts RLOS. (192 meets the 10 ≤ N ≤ 255 pulse-interval duration requirement of G.775.)

The DLOS detector supports the requirements of ANSI T1.231 for STS-1 LOS defects. At the STS-1 rate, the time required for the DLOS detector to count 192 consecutive zeros falls in the range of  $2.3 \le T \le 100 \mu s$  required by ANSI T1.231 for declaring an LOS defect. Although the time required for the DLOS detector to count 192 consecutive pulse intervals with no excessive zeros is less than the 125  $\mu s$  to 250  $\mu s$  period required by ANSI T1.231 for clearing an LOS defect, a period of this length where LOS is inactive can easily be timed in software.

During LOS, the RCLK output pin is derived from the LIU's reference clock. The ALOS detector has a longer time constant than the DLOS detector. Thus, when the incoming signal is lost, the DLOS detector activates first (asserting the RLOS pin and RLOS status bit), followed by the ALOS detector. When a signal is restored, the DLOS detector does not get a valid signal that it can qualify for no EXZ occurrences until the ALOS detector has seen the signal rise above a signal level approximately 22dB below nominal.

#### 9.3.6 Framer Interface Format and the B3ZS/HDB3 Decoder

The recovered data can be output in either bipolar or binary format. Reception of a B3ZS or HDB3 codeword is flagged by the LINE.RSRL:ZSCDL latched status bit.

#### 9.3.6.1 Bipolar Interface Format

To select the bipolar interface format, pull the RBIN pin (hardware interface mode) low and clear the PORT.CR2:RBIN configuration bit (microprocessor interface mode). In bipolar format, the B3ZS/HDB3 decoder is disabled and the recovered data is buffered and output on the RPOS and RNEG outputs for subsequent decoding by a downstream framer or mapper. Received positive-polarity pulses are indicated by RPOS = 1, while negative-polarity pulses are indicated by RNEG = 1.

In DS3 and STS-1 modes an excessive zeros error (EXZ) is declared whenever there is an occurrence of 3 or more zeros in a row in the receive data stream. In E3 mode, an EXZ error is declared whenever there is an occurrence of 4 or more zeros. EXZs are flagged by the LINE.RSRL:EXZL and EXZCL latched status bits and accumulated in the LINE.REXZCR register.

In all three modes (DS3, E3, and STS-1) a bipolar violation is declared if two positive pulses are received without an intervening negative pulse or if two negative pulses are received without an intervening positive pulse. Bipolar violations (BPVs) are flagged by the LINE.RSRL:BPVL and BPVCL latched status bits and accumulated in the LINE.RBPVCR register.

#### 9.3.6.2 Binary Interface Format

To select the binary interface format, pull the RBIN pin high (hardware interface mode for all ports) or set the PORT.CR2:RBIN configuration bit (microprocessor interface mode for each port). In binary format, the B3ZS/HBD3 decoder is enabled, and the recovered data is decoded and output as a binary (NRZ) value on the RDAT pin, while bipolar violations, code violations, and excessive zero errors are detected and flagged on the RLCV pin.

In DS3 and STS-1 modes, B3ZS decoding is performed. In these modes, whenever a B3ZS codeword is found in the receive data stream it is replaced with three zeros. In E3 mode HDB3 decoding is performed. In this mode, whenever an HDB3 codeword is found in the receive data stream it is replaced with four zeros. The decoding search criteria for a B3ZS/HDB3 codeword is programmable using the LINE.RCR:RDZSF control bit.

An excessive zeros error (EXZ) is declared in DS3 and STS-1 modes whenever there is an occurrence of 3 or more zeros in a row in the receive data stream. In E3 mode, an EXZ error is declared whenever there is an occurrence of 4 or more zeros in a row. EXZs are flagged by the LINE.RSRL:EXZL and EXZCL latched status bits and accumulated in the LINE.REXZCR register.

A bipolar violation error (BPV error) is declared in DS3 and STS-1 modes if a BPV is detected that is not part of a valid B3ZS codeword. In E3 mode, a bipolar violation error is declared whenever a BPV is detected that is not part of a valid HDB3 codeword. In E3 mode if LINE.RCR:E3CVE = 1, code violations are detected rather than bipolar violation errors. A code violation is declared whenever consecutive BPVs (not BPV errors) have the same polarity (ITU O.161 definition). The error detection search criteria for a B3ZS/HDB3 codeword is programmable using the

# PRELIMINARY DS32501

LINE.RCR:REZSF control bit. Bipolar violations (or code violations if LINE.RCR:E3CVE = 1) are flagged by the LINE.RSRL:BPVL and BPVCL latched status bits and accumulated in the LINE.RBPVCR register.

In the discussion that follows, a valid pulse that conforms to the AMI rule is denoted as B. A BPV pulse that violates the AMI rule is denoted as V.

In DS3 and STS-1 modes, B3ZS decoding is performed, and RLCV is asserted during any RCLK cycle where the data on RDAT causes ones of the following code violations:

- When LINE.RCR:E3CVE = 0:
  - A BPV immediately preceded by a valid pulse (B, V).
  - A BPV with the same polarity as the last BPV.
  - The third zero in an EXZ.
- When LINE.RCR:E3CVE = 1:
  - A BPV immediately preceded by a valid pulse (B, V).
  - A BPV with the same polarity as the last BPV.

In E3 mode, HDB3 decoding is performed, and RLCV is asserted during any RCLK cycle where the data on RDAT causes one of the following code violations:

- When LINE.RCR:E3CVE = 0:
  - A BPV immediately preceded by a valid pulse (B, V) or by a valid pulse and a zero (B, 0, V).
  - A BPV with the same polarity as the last BPV.
  - The fourth zero in an EXZ.
- When LINE.RCR:E3CVE = 1:
  - A BPV with the same polarity as the last BPV.

In any cycle where RLCV is asserted to flag a BPV, the RDAT pin outputs a one. In any cycle where RLCV is asserted to flag an EXZ, the RDAT pin outputs a zero. The state bit that tracks the polarity of the last BPV is toggled on every BPV, whether part of a valid B3ZS/HDB3 codeword or not.

#### 9.3.6.3 RCLK Inversion

The polarity of RCLK can be inverted to support a glueless interface to a variety of neighboring components. Normally, data is output on the RPOS/RDAT and RNEG/RLCV pins on the falling edge of RCLK. To output data on these pins on the rising edge of RCLK, pull the RCLKI pin (hardware interface mode) high or set the PORT.INV:RCLKI configuration bit (microprocessor interface mode).

#### 9.3.6.4 Receiver Output Disable

The RCLK, RPOS/RDAT and RNEG/RLCV pins can be disabled (put in a high-impedance state) to support protection switching and redundant-LIU applications. This capability supports system configurations where two or more LIUs are wire-ORed together and a system processor selects one to be active. To disable these pins, set the PORT.CR2:ROD configuration bit.

#### 9.3.7 Power-Down

To minimize power consumption when the receiver is not being used, assert the RPD pin (hardware interface mode for all ports) or the PORT.CR1:RPD configuration bit (microprocessor interface mode per port). When the receiver is powered down, the RCLK, RPOS/RDAT and RNEG/RLCV pins are disabled (high impedance). In addition, the RXP and RXN pins become high impedance.

#### 9.3.8 Input Failure Detection


The LIU receiver can detect opens and shorts on the RXP and RXN differential inputs. By default, the receiver detects the following problems, collectively labeled type 1 failures: open RXP connection, open RXN connection, common-mode RXP/RXN short to VDD, and common-mode RXP/RXN short to VSS. Type 1 failures are reported on LIU.SR:RFAIL1. RFAIL1 is cleared when activity is detected on both RXP and RXN.

If LIU.CR2:RFL2E = 1, the receiver also detects a type 2 failure, which is an open or high-impedance path between RXP and RXN. On a board with the external components shown in Figure 3-2 or Figure 3-3, the receive transformer normally presents a low-impedance path between RXP and RXN. To detect a type 2 failure, the receiver connects an 40  $\mu$ A DC current source to RXP and measures the impedance between RXP and RXN.

When this impedance is greater than about 5 k $\Omega$  the receiver declares a type 2 failure on LIU.SR:RFAIL2. When the type 2 failure-detection circuitry is enabled, internal termination must be disabled (LIU.CR2:RTRE = 0) and external termination must not be present or a type 2 failure will not be detected because the impedance of the termination is below the type 2 failure threshold.


#### 9.3.9 Jitter and Wander Tolerance

The receiver exceeds the input jitter tolerance requirements of all applicable telecommunication standards in Table 2-1. See Figure 9-4 for STS-1 and E3 jitter tolerance characteristics. See Figure 9-5 for DS3 jitter tolerance characteristics. See Figure 9-6 for DS3 and E3 wander tolerance characteristics. **Note:** Only G.823 and G.824 have wander tolerance requirements.




#### Figure 9-4. STS-1 and E3 Jitter Tolerance

# Figure 9-5. DS3 Jitter Tolerance



PRELIMINARY

Figure 9-6. DS3 and E3 Wander Tolerance



#### 9.3.10 Jitter Transfer

Without the jitter attenuator on the receive side, the receiver attenuates jitter at frequencies above its corner frequency (approximately 300kHz) and passes jitter at lower frequencies. With the jitter attenuator enabled on the receive side, the receiver meets the jitter transfer requirements of all applicable telecommunication standards in Table 2-1. See Figure 9-7.

#### 9.4 Jitter Attenuator


Each LIU contains an on-board jitter attenuator that can be placed in the receive path or the transmit path or can be disabled. When the hardware interface is enabled (IFSEL = 00X), the JAS[1:0] and JAD[1:0] pins specify the jitter attenuator location and buffer depth for all ports. When a microprocessor interface is enabled (IFSEL  $\neq$  00X), the LIU.CR1:JAS[1:0] and JAD[1:0] configuration bits specify the JA location and buffer depth for each port individually. The JA buffer depth can be set to 16, 32, 64 or 128 bits. Figure 9-7 shows the minimum jitter attenuator for the device when the jitter attenuator is enabled. Figure 9-7 also shows the receive jitter transfer when the jitter attenuator is disabled.

The jitter attenuator consists of a narrowband PLL to retime the selected clock, a FIFO to buffer the associated data while the clock is being retimed, and logic to prevent FIFO over/underflow in the presence of very large jitter amplitudes. The JA has a loop bandwidth of reference\_clock  $\div$  2,058,874 (see corner frequencies in Figure 9-7). The JA attenuates jitter at frequencies higher than the loop bandwidth, while allowing jitter (and wander) at lower frequencies to pass through relatively unaffected.

The jitter attenuator requires a transmission-quality reference clock (i.e., ±20ppm frequency accuracy and low jitter). See Section 9.7.1 for more information about reference clocks and clock selection.

When the microprocessor interface is enabled, the jitter attenuator indicates the fill status of its FIFO buffer in the LIU.SRL:JAFL (JA full) and LIU.SRL:JAEL (JA empty) status bits. When the buffer becomes full, the JA momentarily increases the frequency of the read clock by 6250ppm to avoid buffer overflow and consequent data errors. When the buffer becomes empty, the JA momentarily decreases the frequency of the read clock by 6250 ppm to avoid buffer underflow and consequent data errors. During these momentary frequency adjustments, jitter is passed through the JA to avoid over/underflow. If the phase noise or frequency offset of the write clock is large enough to cause the buffer to overflow or underflow, the JA sets *both* the JAFL bit *and* the JAEL bit to indicate that data errors have occurred. JAFL and JAEL can cause an interrupt if enabled by the corresponding enable bits in the LIU.SRIE register.

As shown in Figure 9-7, the jitter attenuator meets the jitter transfer requirements of all applicable standards listed in Table 2-1.



#### Figure 9-7. Jitter Attenuation/Jitter Transfer

## 9.5 BERT

Each LIU port has a built-in bit error rate tester (BERT). The BERT is a software-programmable test-pattern generator and monitor capable of meeting most error performance requirements for digital transmission equipment. It can generate and synchronize to pseudo-random patterns with a generation polynomial of the form  $x^n + x^y + 1$ , (where n and y can take on values from 1 to 32 with y < n) and to repetitive patterns of any length up to 32 bits. The pattern generator generates the programmable test pattern, and inserts the test pattern into the data stream. The pattern detector extracts the test pattern from the receive data stream and monitors it. Figure 5-1 shows the location of the BERT Block within the DS3250x devices.

PRELIMINARY

#### 9.5.1 Configuration and Monitoring

The pattern detector is always enabled. The pattern generator is enabled by setting the PORT.CR3:BERTE configuration bit. When the BERT is enabled and PORT.CR3:BERTD = 0, the pattern is transmitted and received in the line direction, i.e., the pattern generator is the data source for the transmitter, and the receiver is the data source for the pattern detector. When the BERT is enabled and PORT.CR3:BERTD = 1, the pattern is transmitted and received in the system direction, i.e., the pattern generator is the data source for the transmitter. The pattern is transmitted and received in the system direction, i.e., the pattern generator is the data source for the RPOS/RDAT and RNEG/RLCV pins, and the TPOS/TDAT and TNEG pins are the data source for the pattern detector. See Figure 5-1.

The I/O of the BERT are binary (NRZ) format. Thus while the BERT is enabled, both PORT.CR2:RBIN and PORT.CR2:TBIN must be set to 1 for proper operation. In addition, while transmitting/receiving BERT patterns in the system direction (PORT.CR3:BERTD = 1), the neighboring framer or mapper component must also be configured for binary interface mode to match the LIU. If the LIU interface is normally bipolar, the interface can be changed back to bipolar mode when the system is done using the BERT function (PORT.CR3:BERTE = 0).

The following tables show how to configure the BERT to send and receive common patterns.

PATTERN TYPE	BERT.PCR REGISTER						BERT.CR
	PTF[4:0] (hex)	PLF[4:0] (hex)	PTS	QRSS	BERT.SPR2	BERT.SPR1	TPIC, RPIC
2 <sup>9</sup> -1 O.153 (511 type)	04	08	0	0	0xFFFF	0xFFFF	0
2 <sup>11</sup> -1 O.152 and O.153 (2047 type)	08	0A	0	0	0xFFFF	0xFFFF	0
2 <sup>15</sup> -1 O.151	0D	0E	0	0	0xFFFF	0xFFFF	1
2 <sup>20</sup> -1 O.153	10	13	0	0	0xFFFF	0xFFFF	0
2 <sup>20</sup> -1 0.151 QRSS	02	13	0	1	0xFFFF	0xFFFF	0
2 <sup>23</sup> -1 0.151	11	16	0	0	0xFFFF	0xFFFF	1

#### **Table 9-9. Pseudorandom Pattern Generation**

#### Table 9-10. Repetitive Pattern Generation

	BEF	RT.PCR REG					
PATTERN TYPE	PTF[4:0] (hex)	PLF[4:0] (hex)	PTS	QRSS	BERT.SPR2	BERT.SPR1	
all 1s	NA	00	1	0	0xFFFF	0xFFFF	
all Os	NA	00	1	0	0xFFFF	0xFFFE	
alternating 1s and 0s	NA	01	1	0	0xFFFF	0xFFFE	
11001100	NA	03	1	0	0xFFFF	0xFFFC	
3 in 24	NA	17	1	0	0xFF20	0x0022	
1 in 16	NA	0F	1	0	0xFFFF	0x0001	
1 in 8	NA	07	1	0	0xFFFF	0xFF01	
1 in 4	NA	03	1	0	0xFFFF	0xFFF1	

After configuring these bits, the pattern must be loaded into the BERT. This is accomplished via a zero-to-one transition on BERT.CR.TNPL for the pattern generator and BERT.CR.RNPL for the pattern detector. The BERT must be enabled (PORT\_CR3:BERTE = 1) before the pattern is loaded for the pattern load operation to take effect.

Monitoring the BERT requires reading the BERT.SR register, which contains the Bit Error Count (BEC) bit and the Out of Synchronization (OOS) bit. The BEC bit is set to one when the bit error counter is one or more. The OOS bit is set to one when the pattern detector is not synchronized to the incoming pattern, which occurs when it receives 6 or more bit errors within a 64-bit window. The Receive BERT Bit Count Register (BERT.RBCR) and the Receive BERT Bit Error Count Register (BERT.RBECR) are updated upon the reception of a Performance Monitor Update signal (e.g., BERT.CR.LPMU). This signal updates the registers with the bit and bit-error counts since the last update and then resets the counters. See Section 9.7.4 for more details about performance monitor updates.


### 9.5.2 Receive Pattern Detection

The pattern detector synchronizes the receive pattern generator to the incoming pattern. The receive pattern generator is a 32-bit shift register that shifts data from the least significant bit (LSB) or bit 1 to the most significant bit (MSB) or bit 32. The input to bit 1 is the feedback. For a PRBS pattern (generating polynomial  $x^n + x^y + 1$ ), the feedback is an XOR of bit n and bit y. For a repetitive pattern (length n), the feedback is bit n. The values for n and y are individually programmable (1 to 32 with y < n) in the BERT.PCR:PLF and PTF fields. The output of the receive pattern generator is the feedback. If QRSS is enabled (BERT.PCR:QRSS = 1), the feedback is forced to be an XOR of bits 17 and 20, and the output is forced to one if the next 14 bits are all zeros. For PRBS and QRSS patterns, the feedback is forced to one if bits 1 through 31 are all zeros. Depending on the type of pattern programmed, pattern detection performs either PRBS synchronization or repetitive pattern synchronization.

#### 9.5.2.1 **Receive PRBS Synchronization**

PRBS synchronization synchronizes the receive pattern generator to the incoming PRBS or QRSS pattern. The receive pattern generator is synchronized by loading 32 data stream bits into the receive pattern generator, and then checking the next 32 data stream bits. Synchronization is achieved if all 32 bits match the incoming pattern. If at least six incoming bits in the current 64-bit window do not match the receive pattern generator, automatic pattern resynchronization is initiated. Automatic pattern resynchronization can be disabled by setting BERT.CR:APRD = 1. Pattern resynchronization can also be initiated manually by a zero-to-one transition of the Manual Pattern Resynchronization bit (BERT.CR:MPR). The incoming data stream can be inverted before comparison with the receive pattern generator by setting BERT.CR:RPIC. Refer to Figure 9-8 for the PRBS synchronization state diagram.

### Figure 9-8. PRBS Synchronization State Diagram




PRELIMINARY

#### 9.5.2.2 Receive Repetitive Pattern Synchronization

Repetitive pattern synchronization synchronizes the receive pattern generator to the incoming repetitive pattern. The receive pattern generator is synchronized by searching each incoming data stream bit position for the repetitive pattern, and then checking the next 32 data stream bits. Synchronization is achieved if all 32 bits match the incoming pattern. If at least six incoming bits in the current 64-bit window do not match the receive PRBS pattern generator, automatic pattern resynchronization is initiated. Automatic pattern resynchronization can be disabled by setting BERT.CR:APRD = 1. Pattern resynchronization can also be initiated manually by a zero-to-one transition of the Manual Pattern Resynchronization bit (BERT.CR:MPR). The incoming data stream can be inverted before comparison with the receive pattern generator by setting BERT.CR:RPIC.

See Figure 9-9 for the repetitive pattern synchronization state diagram.

### Figure 9-9. Repetitive Pattern Synchronization State Diagram



PRELIMINARY

#### 9.5.2.3 Receive Pattern Monitoring

Receive pattern monitoring monitors the incoming data stream for both an OOS condition and bit errors and counts the incoming bits. An out-of-synchronization (BERT.SR:OOS = 1) condition is declared when the synchronization state machine is not in the "Sync" state. An OOS condition is terminated when the synchronization state machine is in the "Sync" state. A change of state of the OOS status bit sets the BERT.SRL:OOSL latched status bit and can cause an interrupt if enabled by BERT.SRIE:OOSIE.

Bit errors are determined by comparing the incoming data stream bit to the receive pattern generator output. If the two bits do not match, a bit error is declared (BERT.SRL:BEL = 1), and the bit error and bit counts are incremented (BERT.RBECR and BERT.RBCR, respectively). If the two bits do match, only the bit count is incremented. The bit count and bit error count are not incremented when an OOS condition exists. The setting of the BEL status bit can cause an interrupt if enabled by BERT.SRIE:BEIE.

### 9.5.3 Transmit Pattern Generation

The pattern generator generates the outgoing test pattern. The transmit pattern generator is a 32-bit shift register that shifts data from the least significant bit (LSB) or bit 1 to the most significant bit (MSB) or bit 32. The input to bit 1 is the feedback. For a PRBS pattern (generating polynomial  $x^n + x^y + 1$ ), the feedback is an XOR of bit n and bit y. For a repetitive pattern (length n), the feedback is bit n. The values for n and y are individually programmable (1 to 32 with y < n) in the BERT.PCR:PLF and PTF fields. The output of the receive pattern generator is the feedback. If QRSS is enabled (BERT.PCR:QRSS = 1), the feedback is forced to be an XOR of bits 17 and 20, and the output is forced to one if the next 14 bits are all zeros. For PRBS and QRSS patterns, the feedback is forced to one if bits 1 through 31 are all zeros. When a new pattern is loaded, the pattern generator is loaded with a seed/pattern value before pattern generation starts. The seed/pattern value is programmable (0 – 2<sup>n</sup> – 1) in the BERT.SPR registers. The generated pattern can be inverted by setting BERT.CR:TPIC.

#### 9.5.3.1 Transmit Error Insertion

Errors can be inserted into the generated pattern one at a time or at a rate of one out of every 10<sup>n</sup> bits. The value of n is programmable (1 to 7 or off) in the BERT.TEICR:TEIR[2:0] configuration field. Single bit error insertion is

enabled by setting BERT.TEICR:BEI and can be initiated from the microprocessor interface or by the manual error insertion pin (GPIOB2). See Section 9.7.5 for more information about manual error insertion.

### 9.6 Loopbacks

Each LIU has three internal loopbacks. See Figure 5-1. When the hardware interface is enabled (IFSEL = 00X), loopbacks are controlled by the LBn[1:0]. When a microprocessor interface is enabled (IFSEL $\neq$ 00X), loopbacks are controlled by the LB[1:0] and LBS fields in the PORT.CR3 register.

Analog loopback (ALB) connects the outgoing transmit signal back to the receiver's analog front end. During ALB the transmit signal is output normally on TXP/TXN, but the received signal on RXP/RXN is ignored.

Line loopback (LLB) connects the output of the receiver to the input of the transmitter. The LLB path does not include the B3ZS/HDB3 decoder and encoder so that the signal looped back is exactly the same as the signal received, including bipolar violations and code violations. During LLB, recovered clock and data are output on RCLK, RPOS/RDAT, and RNEG/RLCV, but the TPOS/TDAT and TNEG pins are ignored.

Diagnostic loopback (DLB) connects the TCLK, TPOS/TDAT and TNEG pins to the RCLK, RPOS/RDAT, and RNEG/RLCV pins. During DLB (with LLB disabled), the signal on TXP/TXN can be the normal transmit signal or an AIS signal from the AIS generator. In microprocessor interface mode DLB and LLB can be enabled simultaneously to provide simultaneous remote and local loopbacks.

### 9.7 Global Resources

### 9.7.1 Clock Rate Adapter (CLAD)

The CLAD is used to create multiple transmission-quality reference clocks from a single transmission-quality (±20ppm, low jitter) clock input on the REFCLK pin. The LIUs in the device need up to three different reference clocks (DS3, E3, and STS-1) for use by the CDRs and jitter attenuators. Given one of these clock rates or any of several other clock frequencies on the REFCLK pin, the CLAD can generate all three LIU reference clocks. The internally generated reference clock signals can optionally be driven out on pins CLKA, CLKB, and CLKC for external use. In addition a fourth frequency, either 77.76 MHz or 19.44 MHz, can be generated and driven out on the CLKD pin for use in Telecom Bus applications.

When the hardware interface is enabled (IFSEL = 00X), the CLAD is controlled by the CLADBYP pin, and the REFCLK frequency is fixed at 19.44 MHz. When the CLADBYP pin is high all PLLs in the CLAD are bypassed and powered down, and the REFCLK pin is ignored. In this mode the CLKA, CLKB, and CLKC pins become inputs, and the DS3, E3 and STS-1 reference clocks, respectively, are sourced from these pins. Transmission-quality clocks (±20ppm, low jitter) must be provided to these pins for each line rate required by the LIUs. When CLADBYP is low, all four PLLs in the CLAD are enabled, and the generated DS3, E3, STS-1, and 77.76/19.44MHz clocks are always output on CLKA, CLKB, CLKC and CLKD, respectively.

When a microprocessor interface is enabled (IFSEL $\neq$ 00X), the CLAD clock mode and the REFCLK frequency are set by the GLOBAL.CR2:CLAD[6:4] bits, as shown in Table 9-11. When CLAD[6:4] = 000, all PLLs in the CLAD are bypassed and powered down, and the REFCLK pin is ignored. In this mode the CLKA, CLKB, and CLKC pins become inputs, and the DS3, E3 and STS-1 reference clocks, respectively, are sourced from these pins. Transmission-quality clocks ( $\pm$ 20ppm, low jitter) must be provided to these pins for each line rate required by the LIUs. CLAD[6:4] = 000 is equivalent to pulling the CLADBYP pin high in hardware interface mode. When CLAD[6:4]  $\neq$  000, the PLL circuits are enabled as needed to generate the required clocks, as determined by the CLAD[6:0] bits and the LIU mode bits (PORT.CR2:LM[1:0]). If a clock rate is not required as a reference clock, then the PLL used to generate that clock is automatically disabled and powered down. The CLAD[3:0] bits are output enable controls for CLKA, CLKB, CLKC and CLKD, respectively. Configuration bit GLOBAL.CR2:CLKD19 specifies the frequency to be output on the CLKD pin (77.76MHz or 19.44MHz). Status register GLOBAL.SRL provides activity status for the REFCLK, CLKA, CLKB and CLKC pins and lock status for the CLAD.

Each LIU block indicates the absence of the reference clock it requires by setting its LIU.SR:LOMC bit.

### Table 9-11. CLAD Clock Source Settings

CLAD[6:4]*	REFCLK	CLKA	CLKB	CLKC	CLKD
000	Don't Care	DS3 input	E3 input	STS-1 input	Low output
001	DS3 input	DS3 output	E3 output	STS-1 output	77.76 or 19.44MHz output
010	E3 input	DS3 output	E3 output	STS-1 output	77.76 or 19.44MHz output
011	STS-1 input	DS3 output	E3 output	STS-1 output	77.76 or 19.44MHz output
100	77.76MHz input	DS3 output	E3 output	STS-1 output	77.76 or 19.44MHz output
101	19.44MHz input	DS3 output	E3 output	STS-1 output	77.76 or 19.44MHz output
110	38.88MHz input	DS3 output	E3 output	STS-1 output	77.76 or 19.44MHz output
111	12.80MHz input	DS3 output	E3 output	STS-1 output	77.76 or 19.44MHz output

### Table 9-12. CLAD Clock Pin Output Settings

CLAD[3:0]*	CLKA PIN	CLKB PIN	CLKC PIN	CLKD PIN
XXX0	Low output	—	—	—
XXX1	PLL-A output	—	—	—
XX0X	—	Low output	—	—
XX1X	—	PLL-B output	—	—
X0XX	—	—	Low output	—
X1XX	—	—	PLL-C output	—
0XXX	—	—	—	Low output
1XXX	—	—	—	PLL-D output

\*When CLAD[6:4] = 000, CLKA, CLKB, and CLKC are inputs and CLKD is held low.

### 9.7.2 One-Second Reference Generator

The one-second reference signal can be used to update performance monitoring registers on a precise onesecond interval. The generated internal signal is a 50% duty cycle signal that is divided down from the indicated reference signal. The low to high edge on this signal sets the GLOBAL.SRL:1SREFL latched one-second bit, which can generate an interrupt if enabled. The low to high edge is used to initiate a performance monitor register update when GLOBAL.CR1:GPM[1:0] = 1X. The internal one-second reference can be output on the GPIOB3 pin by setting GLOBAL.CR1:G1SROE. The source for the one-second reference is set by GLOBAL.CR1:G1SRS[2:0]. The DS3, E3 and STS-1 reference clocks are sourced from the CLAD, if the CLAD is configured to generate them, or from the CLKA, CLKB and CLKC pins, respectively.

PRELIMINARY

G1SRS[2:0]	SOURCE
000	Disabled
001	DS3 reference clock
010	E3 reference clock
011	STS-1 reference clock
100	Port 1 TCLK
101	Port 2 TCLK
110	Port 3 TCLK
111	Port 4 TCLK

### Table 9-13. Global One-Second Reference Source

### 9.7.3 General-Purpose I/O Pins

When a microprocessor interface is enabled (IFSEL  $\neq$  00X), there are two general-purpose I/O (GPIO) pins available per port, each of which can be used as a general-purpose input, general-purpose output, or loss-of-signal output. In addition, GPIOB1, GPIOB2, and GPIOB3 can be used as a global I/O signal. The GPIO pins are independently configurable using the GPIOynS fields of the GLOBAL.GIOCR register. When a GPIO pin is configured as an input, its value can be read from the GLOBAL.GIORR register. When a GPIO pin is configured as a loss-of-signal (LOS) status output, its state mimics the state of the LINE.RSR:RLOS status bit. When a port is powered down and a GPIO pin has been programmed as an associated loss-of-signal output, the pin is held low. Programming a GPIO pin as a global signal as shown in Table 9-14 overrides the I/O settings specified by the GPIOynS field for that pin and configures the pin as an input or an output as shown in the Function column of Table 9-14.

### Table 9-14. GPIO Pin Global Signal Assignments

PIN	GLOBAL SIGNAL					
FIN	FUNCTION	CONTROL BIT				
GPIOAn	None	—				
GPIOB1	Global PMU input	GLOBAL.CR1.GPM[1:0]				
GPIOB2	Global TMEI input	GLOBAL.CR1.MEIMS				
GPIOB3	G1SREF output	GLOBAL.CR1.G1SROE				
GPIOB4	None	—				

**Note:** *n* = 1 to 4.

### Table 9-15. GPIO Pin Control

GPIOynS[1:0]	FUNCTION
00	Input
01	Output LOS status for port n
10	Output logic 0
11	Output logic 1

*Note: n* = 1 to 4, *y* = A or B.

### 9.7.4 Performance Monitor Register Update

Each performance monitor counter can count at least one second of events before saturating at the maximum count. Each counter has an associated status bit that is set when the counter value is not zero, a latched status bit that is set when the counter value changes from zero to one, and a latched status bit that is set each time the counter is incremented.

There is a holding register for each performance monitor counter that is updated when a performance monitoring update is performed. A performance monitoring update causes the counter value to be loaded into the holding register and the counter to be cleared. If a counter increment occurs at the exact same time as the counter reset, the counter is loaded with a value of one, and the "counter is non-zero" latched status bit is set.

The Performance Monitor Update (PMU) signal initiates a performance monitoring update. The PMU signal can be sourced from a general-purpose I/O pin (GPIOB1), the internal one-second reference, a global register bit (GLOBAL.CR1:GPMU), or a port register bit (PORT.CR1:PMU). **Note:** The BERT PMU can be sourced from a block level register bit (BERT.CR:LPMU). To use GPIOB1, GLOBAL.CR1.GPM[1:0] is set to 01, the appropriate PORT.CR1:PMUM bits are set to 1, and the appropriate BERT.CR:PMUM bits are set to 1. To use the internal one-second reference, GLOBAL.CR1:GPM[1:0] is set to 1X, the appropriate PORT.CR1:PMUM bits are set to 1, and the appropriate BERT.CR:PMUM bits are set to 1, and the appropriate BERT.CR:PMUM bits are set to 1, and the appropriate PORT.CR1:PMUM bits are set to 1. To use the global PMU register bit, GLOBAL.CR1:GPM[1:0] is set to 00, the appropriate PORT.CR1:PMUM bits are set to 1, and the appropriate BERT.CR:PMUM bits are set to 1. To use the port PMU register bit, the associated PORT.CR1:PMUM bit is set to 0, and the appropriate BERT.CR:PMUM bits are set to 1. To use the BERT.CR:PMUM bits are set to 0, and the appropriate BERT.CR:PMUM bits are set to 0.

When using the global or port PMU register bits, the PMU bit should be set to initiate the process and cleared when the associated PMS status bit (GLOBAL.SR:GPMS or PORT.SR:PMS) is set. When using the GPIO pin or internal one-second reference, the PMS bit is set shortly after the signal goes high, and cleared shortly after the signal goes low. The PMS has an associated latched status bit that can generate an interrupt if enabled. The port PMS signal does not go high until an update of all the appropriately configured block-level performance monitoring counters in the port has been completed. The global PMS signal does not go high until an update of all the appropriately configured port-level performance monitoring counters in the entire chip has been completed.

### 9.7.5 Transmit Manual Error Insertion

Various types of errors can be inserted in the transmit data stream using the Transmit Manual Error Insertion (TMEI) signal, which can be sourced from a block-level register bit, a port register bit (PORT.CR1:TMEI), a global register bit (GLOBAL.CR1:TMEI), or a general-purpose I/O pin (GPIOB2). To use GPIOB2 as the TMEI signal, GLOBAL.CR1.MEIMS is set to 1, the appropriate PORT.CR1.MEIMS bits are set to 1, and the appropriate block-level MEIMS bits are set to 1. To use the global TMEI register bit, GLOBAL.CR1.MEIMS is set to 0, the appropriate PORT.CR1.MEIMS bits are set to 1. To use the port TMEI register bit, the associated PORT.CR1.MEIMS is set to 0 and the appropriate block-level MEIMS bits are set to 1. To use the port TMEI register bit, the associated PORT.CR1.MEIMS is set to 0 and the appropriate block-level MEIMS bits are set to 1. To use the port TMEI register bit, the associated PORT.CR1.MEIMS is set to 0.

In order for an error of a particular type to be inserted, the error type must be enabled by setting the associated error insertion enable bit in the associated block's error insertion register. Once enabled, a single error is inserted at the next opportunity when the TMEI signal transitions from zero to one. **Note:** If the TMEI signal has multiple zero to one transitions between error insertion opportunities, only a single error is inserted.

### 9.8 8-/16-Bit Parallel Microprocessor Interface

See Table 12-6 and Figure 12-3 through Figure 12-10 for parallel interface timing diagrams and parameters.

#### 9.8.1 8-Bit and 16-Bit Bus Widths

When the IFSEL pins are set to 1XX the device presents a parallel microprocessor interface. In 8-bit modes (IFSEL = 10X), the address is composed of all the address bits including A[0], the lower 8 data lines D[7:0] are used, and the upper 8 data lines D[15:8] are disabled (high impedance). In 16-bit modes (IFSEL = 11X), the address does not include A[0], and all 16 data lines D[15:0] are used.

### 9.8.2 Byte Swap Mode

In 16-bit modes (IFSEL = 11X) the microprocessor interface can operate in byte swap mode. The BSWAP pin is used to determine whether byte swapping is enabled. This pin should be static and not change during operation. When the BSWAP pin is low the upper register bits REG[15:8] are mapped to the upper external data bus lines D[15:8], and the lower register bits REG[7:0] are mapped to the lower external data bus lines D[7:0]. When the BSWAP pin is high the upper register bits REG[15:8] are mapped to the lower external data bus lines D[7:0], and the lower register bits REG[7:0] are mapped to the lower external data bus lines D[7:0], and the lower register bits REG[7:0] are mapped to the upper external data bus lines D[7:0].

#### 9.8.3 Read-Write and Data Strobe Modes

The processor interface can operate in either read-write strobe mode (also known as "Intel" mode) or data strobe mode (also known as "Motorola" mode). When IFSEL = 1X0 the read-write strobe mode is enabled. In this mode a negative pulse on  $\overline{RD}$  performs a read cycle, and a negative pulse on  $\overline{WR}$  performs a write cycle.

When IFSEL = 1X1 the data strobe mode is enabled. In this mode a negative pulse on  $\overline{DS}$  when R/W is high performs a read cycle, a negative pulse on  $\overline{DS}$  when R/W is low performs a write cycle.

#### 9.8.4 Multiplexed and Nonmultiplexed Operation

In all parallel interface modes the interface supports both multiplexed and nonmultiplexed operation. For multiplexed operation in 8-bit modes, wire A[9:8] to the processor's A[9:8] pins, wire A[7:0] to D[7:0] and to the processor's multiplexed address/data bus, and connect the ALE pin to the appropriate pin on the processor. For nonmultiplexed 8-bit operation, wire ALE high and wire A[9:0] and D[7:0] to the appropriate pins on the processor.

For multiplexed operation in 16-bit modes, wire A[9:0] to D[9:0], wire D[15:0] to the CPU's multiplexed address/data bus, and connect the ALE pin to the appropriate pin on the processor. For nonmultiplexed 16-bit operation, wire ALE high and wire A[9:0] and D[15:0] to the appropriate pins on the processor.

### 9.8.5 Clear-On-Read and Clear-On-Write Modes

The latched status register bits can be programmed to clear on a read access or clear on a write access. The global control register bit GLOBAL.CR2.LSBCRE specifies the method used to clear all of the latched status registers. When LSBCRE = 0, latched status register bits are cleared when written with a 1. When LSBCRE = 1, latched status register bits are cleared when read.

The clear-on-write mode expects the user to use the following method: read the latched status register then write a 1 to the register bits to be cleared. This method is useful when multiple software tasks use the same latched status register. Each task can clear the bits it uses without affecting any of the latched status bits used by other tasks.

The clear-on-read mode clears all latched status bits in a register automatically when the latched status register is read. This method works well when no more than one software task uses any single latched status register. An event that occurs while the associated latched status register is being read results in the associated latched status bit being set after the read is completed.

### 9.8.6 Global Write Mode

When GLOBAL.CR2:GWRM = 1, a write to a register of any port, including a port not present on the device, causes the data to be written to the same register in all the ports on the device. (On the DS32501 ports 2 through 4 are not present. On the DS32502 ports 3 through 4 are not present. On DS32503 port 4 is not present.) In this mode register reads are not supported and result in undefined data.

### 9.9 SPI Serial Microprocessor Interface

When the IFSEL pins are set to 01X the device presents an SPI interface on the  $\overline{CS}$ , SCLK, SDI, and SDO pins. SPI is a widely-used master/slave bus protocol that allows a master device and one or more slave devices to communicate over a serial bus. The DS3250x is always a slave device. Masters are typically microprocessors, ASICs or FPGAs. Data transfers are always initiated by the master device, which also generates the SCLK signal. The DS3250x receives serial data on the SDI pin and transmits serial data on the SDO pin. SDO is high-impedance except when the DS3250x is transmitting data to the bus master. Note that the ALE pin must be wired high for proper operation of the SPI interface.

PRELIMINARY

**Bit Order.** When IFSEL[2:0] = 010 the register address and all data bytes are transmitted MSB first on both SDI and SDO. When IFSEL[2:0] = 011, the register address and all data bytes are transmitted LSB first on both SDI and SDO. The Motorola SPI convention is MSB first.

**Clock Polarity and Phase.** The CPOL pin defines the polarity of SCLK. When CPOL = 0, SCLK is normally low and pulses high during bus transactions. When CPOL = 1, SCLK is normally high and pulses low during bus transactions. The CPHA pin sets the phase (active edge) of SCLK. When CPHA = 0, data is latched in on SDI on the leading edge of the SCLK pulse and updated on SDO on the trailing edge. When CPHA = 1, data is latched in on SDI on SDI on the trailing edge of the SCLK pulse and updated on SDO on the following leading edge. See Figure 9-10.

**Device Selection.** Each SPI device has its own chip-select line. To select the DS3250x, pull its  $\overline{CS}$  pin low.

**Control Word.** After  $\overline{CS}$  is pulled low, the bus master transmits the control word during the first 16 SCLK cycles. In MSB-first mode the control word has the form:

R/W A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 BURST

where A[13:0] is the register address,  $R/\overline{W}$  is the data direction bit (1 = read, 0 = write), and BURST is the burst bit (1 = burst access, 0 = single-byte access). In LSB-first mode the order of the 14 address bits is reversed. In the discussion that follows, a control word with  $R/\overline{W}$  = 1 is a read control word, while a control word with  $R/\overline{W}$  = 0 is a write control word. **Note:** The address range of the DS32504 is 000h–3FFh, therefore, A[13:10] are ignored.

**Single-Byte Writes.** See Figure 9-11. After  $\overline{CS}$  goes low, the bus master transmits a write control word with BURST = 0 followed by the data byte to be written. The bus master then terminates the transaction by pulling  $\overline{CS}$  high.

**Single-Byte Reads.** See Figure 9-11. After  $\overline{CS}$  goes low, the bus master transmits a read control word with BURST = 0. The DS3250x then responds with the requested data byte. The bus master then terminates the transaction by pulling  $\overline{CS}$  high.

**Burst Writes.** See Figure 9-11. After CS goes low, the bus master transmits a write control word with BURST = 1 followed by the first data byte to be written. The DS3250x receives the first data byte on SDI, writes it to the specified register, increments its internal address register, and prepares to receive the next data byte. If the master continues to transmit, the DS3250x continues to write the data received and increment its address counter. After the address counter reaches 3FFh it rolls over to address 000h and continues to increment.


**Burst Reads.** See Figure 9-11. After  $\overline{CS}$  goes low, the bus master transmits a read control word with BURST = 1. The DS3250x then responds with the requested data byte on SDO, increments its address counter, and prefetches the next data byte. If the bus master continues to demand data, the DS3250x continues to provide the data on SDO, increment its address counter, and prefetch the following byte. After the address counter reaches 3FFh it rolls over to address 000h and continues to increment.

**Early Termination of Bus Transactions.** The bus master can terminate SPI bus transactions at any time by pulling  $\overline{CS}$  high. In response to early terminations, the DS3250x resets its SPI interface logic and waits for the start of the next transaction. If a write transaction is terminated prior to the SCLK edge that latches the LSB of a data byte, the current data byte is not written.


**Design Option: Wiring SDI and SDO Together.** Because communication between the bus master and the DS3250x is half-duplex, the SDI and SDO pins can be wired together externally to reduce wire count. To support this option, the bus master must not drive the SDI/SDO line when the DS3250x is transmitting.

**AC Timing.** See Table 12-9 and Figure 12-11 for AC timing specifications for the SPI interface.

### Figure 9-10. SPI Clock Polarity and Phase Options




### Figure 9-11. SPI Bus Transactions



### 9.10 Interrupt Structure

The interrupt structure is designed to efficiently guide the user to the source of an interrupt. The status bits in the global interrupt status register (GLOBAL.ISR) are read to determine if the interrupt source comes from a global event, such as a one-second timer interrupt, or one of the ports. If the interrupt source is a global event, the global status register is read (GLOBAL.SRL) to determine the source. If the interrupt source is a port, the port interrupt status register (PORT.ISR) is read to determine if the interrupt source comes from a port event, such as a performance monitor update interrupt, or one of the functional blocks inside the port. If the interrupt source is a port event, the port status register is read (PORT.SRL) to determine the source. If the interrupt source is from a functional block inside the port, the associated block's status register is read to determine the source. The source of an interrupt can be determined by reading no more than three 16-bit registers.

Once the interrupt source has been determined, the interrupt can be cleared by either reading or writing the latched status register (see Section 9.8.5). An alternate method for clearing an interrupt is to disable the interrupt at the bit, block, port, or global level by writing a zero to the associated interrupt enable bit. **Note:** Disabling the interrupt at the block, port, or global level disables *all* interrupts sources at or below that level.



### Figure 9-12. Interrupt Signal Flow

### 9.11 Reset and Power-Down

When the hardware interface is enabled (IFSEL = 00X), the device can be reset via the  $\overrightarrow{\text{RST}}$  pin. The transmitters of all ports can be powered down using the TPD pin, while the receivers of all ports can be powered down using the RPD pin.

When a microprocessor interface is enabled (IFSEL  $\neq$  00X), the device presents a number of reset and powerdown options. The device can be reset at a global level via the GLOBAL.CR1:RST bit or the  $\overrightarrow{\text{RST}}$  pin, and at the port level via the PORT.CR1:RST bit. Each port can be powered down via the PORT.CR1:TPD and RPD bits. The JTAG logic is reset by the  $\overrightarrow{\text{JTRST}}$  pin.

The external  $\overrightarrow{\text{RST}}$  pin and the global reset bit (GLOBAL.CR1:RST) are combined to create an internal global reset signal. The global reset signal resets all the status and control registers on the chip (except the GLOBAL.CR1:RST bit), to their default values. It also resets all flip-flops in the global logic (including the CLAD block) and port logic to their reset values. The GLOBAL.CR1:RST bit stays set after a one is written to it. It is reset to zero when a zero is written to it or when the external  $\overrightarrow{\text{RST}}$  pin is active.

At the port level, the global reset signal combines with the port reset bit (PORT.CR1:RST) to create a port reset signal. The port reset signal resets all the status and control registers in the port (except PORT.CR1:RST bit) to their default values. It also resets all flip-flops in the port logic to their reset values. The port reset bit (PORT.CR1:RST) stays set after a one is written to it. It is reset to zero when a zero is written to it or when the global reset signal is active.

The data path reset (RSTDP) resets all of the same registers and flip-flops as the "general" reset (RST), except for the control registers. This allows the device to be programmed while the data path logic is in reset. It is recommended that a port be placed in data path reset during configuration changes.

The global data path reset bit (GLOBAL.CR1:RSTDP) is set to one when the global reset signal is active. This bit is cleared when a zero is written to it while the global reset signal is inactive. The global data path reset resets all of the data path registers and flip-flops on the chip.

The port data path reset bit (PORT.CR1:RSTDP) is set to one when the port reset signal is active. It is cleared when a zero is written to it while the port reset signal is inactive. The port data path reset resets all of the port logic data path registers and flip-flops.

PIN		REGISTER BITS						I	NTERNAL		3	
	GLOBAL.CR1 PORT.CR1											
RST	RST	RSTDP	RST	TPD	RPD	RSTDP	GLOBAL RESET	GLOBAL DATA PATH RESET	PORT RESET	Tx PORT POWER- DOWN	Rx PORT POWER- DOWN	PORT DATA PATH RESET
0	F0	F1	F0	F1	F1	F1	1	1	1	1	1	1
1	1	F1	F0	F1	F1	F1	1	1	1	1	1	1
1	0	1	0	0	0	0	0	1	0	0	0	1
1	0	0	1	F1	F1	F1	0	0	1	1	1	1
1	0	0	0	1	1	0	0	0	0	1	1	1
1	0	0	0	1	0	0	0	0	0	1	0	0
1	0	0	0	0	1	0	0	0	0	0	1	0
1	0	0	0	0	0	1	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0	0	0	0

### Table 9-16. Reset and Power-Down Sources

Register bit states: F0 = forced to 0, F1 = forced to 1, 0 = set to 0, 1 = set to 1.

The reset signals in the device are asserted asynchronously and do not require a clock to put the logic into the reset state. The control registers do not require a clock to come out of the reset state, but all other logic does require a clock to come out of the reset state.

# PRELIMINARY DS32501/DS32502/DS32503/DS32504

The port transmit power-down function (PORT.CR1:TPD) disables all of the transmit clocks and powers down the transmit LIU to minimize power consumption. The port receive power-down function (PORT.CR1:RPD) disables all of the receive clocks and powers down the receive LIU to minimize power consumption. The one-second timer circuit can be powered down by disabling its reference clock. The CLAD can be powered down by disabling it (setting GLOBAL.CR2:CLAD[6:0] = 0). The global logic cannot be powered down.

After a global reset, all of the control and status registers in all ports are set to their default values and all the other flip-flops are reset to their reset values. The global data path reset (GLOBAL.CR1:RSTDP), all the port data path resets (PORT.CR1:RSTDP), and all the port power-down (PORT.CR1:TPD and RPD) bits are set after the global reset. A valid initialization sequence is to clear the port power-down bits in the ports that are to be active, write to all of the configuration registers to set them in the desired modes, then clear the GLOBAL.CR1:RSTDP and PORT.CR1:RSTDP bits. This causes all the logic to start up in a predictable manner. The device can also be initialized by clearing the GLOBAL.CR1:RSTDP, PORT.CR1:RSTDP, and PORT.CR1:TPD and RPD bits, then writing to all of the configuration registers to set them in the desired modes, and then clearing all of the latched status bits. This second initialization scheme can cause the device to operate unpredictably for a brief period of time.

Some of the I/O pins are put into a known state at reset. At the global level, the microprocessor interface output and I/O pins (D[15:0]) are forced into the high impedance state when the RST pin is active, but not when the GLOBAL.CR1:RST bit is active. The CLAD clock pins CLKA, CLKB, and CLKC are forced to be the LIU reference clock inputs. The general-purpose I/O pins (GPIOAn & GPIOBn) are forced to be inputs until after the RST pin is deasserted. At the port level, the LIU transmitter outputs TXP and TXN are forced into a high impedance state.

**Note:** Setting any of the reset (RST), data path reset (RSTDP), or power-down (TPD, RPD) bits for less than 100ns can result in the associated circuits coming up in a random state. When a power-down bit is cleared, it takes approximately 1ms for all the associated circuits to power-up.

### **10. REGISTER MAPS AND DESCRIPTIONS**

### 10.1 Overview

When a microprocessor interface is enabled (IFSEL[2:0]  $\neq$  00X), the registers described in this section are accessible. The overall memory map is shown in Table 10-1. The DS32504 register map covers the address range of 000 to 3FFh. Address line A[9] is not present on the DS32503 and DS32502. On the DS32502, writes into the address space for LIU3 are ignored, and reads from these addresses return 00h. On the DS32501, address lines A[9:8] are not present, and writes into the address space for LIU[2:4] are ignored, and reads from these addresses return 00h. The address LSB A[0] is used to address the upper and lower bytes of a register in 8-bit mode, and to swap the upper and lower bytes in 16-bit mode.

In each register, bit 15 is the MSB and bit 0 is the LSB. *Register addresses not listed and bits marked "—" are reserved and must be written with 0 and ignored when read.* Writing other values to these registers may put the device in a factory test mode resulting in undefined operation. Bits labeled "0" or "1" must be written with that value for proper operation. Register fields with <u>underlined</u> names are read-only fields; writes to these fields have no effect. All other fields are read-write. Register fields are described in detail in the register descriptions in Sections 10.3 through 10.8.

### 10.1.1 Status Bits

The device has two types of status bits. Real-time status bits are read-only and indicate the state of a signal at the time it is read. Latched status bit are set when the associated event occurs and remain set until cleared. Once cleared, a latched status bit is not set again until the associated event recurs (goes away and comes back). A latched-on-change bit is a latched status bit that is set when the event occurs and when it goes away. A latched status bit can be cleared using either a clear-on-read or clear-on-write method (see Section 9.8.5). For clear-on-read, all latched status bits in a latched status register are cleared when the register is read. In 16-bit mode, all 16 latched status bits are cleared. In 8-bit mode, only the eight bits read are cleared. For clear-on-write, a latched bit in a latched status register is cleared when a logic 1 is written to that bit. For example, writing FFFFh to a 16-bit latched status register clears all latched status bits in the register, whereas writing 0001h only clears bit 0 of the register. When set, some latched status bits can cause an interrupt request if enabled to do so by corresponding interrupt enable bits.

### **10.1.2 Configuration Fields**

Configuration fields are read-write. During reset, each configuration field reverts to the default value shown in the register definition. *Configuration register bits marked "—" are reserved and must be written with 0.* Configuration registers and bits can be written to and read from during a data path reset, however, all changes to these bits are ignored during the data path reset. As a result, all bits requiring a 0 to 1 transition to initiate an action must have the transition occur after the data path reset has been removed. See Section 9.11 for more information about resets and data path resets.

### 10.1.3 Counters

All counters stop counting at their maximum count. A counter register is updated by asserting (low to high transition) the performance monitoring update signal (PMU). During a counter register update, the performance monitoring status signal (PMS) is deasserted. A counter register update consists of loading the counter register with the current count, resetting the counter, resetting the zero count status indication, and then asserting PMS. No events are missed during an update. See Section 9.7.4 for more information about performance monitor register updates.

## 10.2 Overall Register Map

### Table 10-1. Overall Register Map

BASE ADDRESS	BLOCK
000h	Global Registers
080h	Port Registers for Port 1
100h	Port Registers for Port 2
180h	Port Registers for Port 3
200h	Port Registers for Port 4

### Table 10-2. Port Registers

ADDRESS OFFSET	REGISTER	BLOCK
00h–1Fh	Port Common Registers	PORT
20h–2Fh	LIU Registers	LIU
30h–3Fh	B3ZS/HDB3 Encoder Registers	LINE Tx
40h–4Fh	B3ZS/HDB3 Decoder Registers	LINE Rx
50h–6Fh	BERT Registers	BERT
70h–7Fh	Reserved	_

Note: The address offsets given in this table are offsets from port base addresses shown in Table 10-1.

## 10.3 Global Registers

### Table 10-3. Global Register Map

ADDRESS OFFSET	REGISTER	DESCRIPTION
000h	GLOBAL.IDR	ID Register
002h	GLOBAL.CR1	Global Control Register 1
004h	GLOBAL.CR2	Global Control Register 2
006h-00Eh	_	Unused
010h	GLOBAL.GIOCR	General-Purpose I/O Control Register
012h-01Eh	_	Unused
020h	GLOBAL.ISR	Global Interrupt Status Register
022h	GLOBAL.ISRIE	Global Interrupt Enable Register
024h–026h	_	Unused
028h	GLOBAL.SR	Global Status Register
02Ah	GLOBAL.SRL	Global Status Register Latched
02Ch	GLOBAL.SRIE	Global Status Register Interrupt Enable
02Eh-06h	_	Unused
038h	GLOBAL.GIORR	General-Purpose I/O Read Register
03Ah-07Eh	—	Unused

Register Na Register De Register Ac	escription:	ID	LOBAL.IDR Register 10h					
Bit #	15	14	13	12	11	10	9	8
Name	<u>ID15</u>	<u>ID14</u>	<u>ID13</u>	<u>ID12</u>	<u>ID11</u>	<u>ID10</u>	<u>ID9</u>	<u>ID8</u>
	-	0	-		0	2	4	0
Bit #	/	6	5	4	3	2	1	0
Name	<u>ID7</u>	<u>ID6</u>	<u>ID5</u>	<u>ID4</u>	<u>ID3</u>	<u>ID2</u>	<u>ID1</u>	<u>ID0</u>

Bits 15 to 12: Device REV ID (ID[15:12]). These bits of the device ID register have the same information as the four bits of the JTAG REV ID portion of the JTAG ID register, JTAG ID[31:28]. See Section 11.

Bits 11 to 0: Device CODE ID (ID[11:0]). These bits of the device ID register have the same information as the 12 bits of the JTAG CODE ID portion of the JTAG ID register, JTAG ID[23:12]. See Section 11.

# PRELIMINARY <sub>D</sub>

Register De Register Ac	escription:	GI	obal Control 2h	l Register 1					
Bit #	15	14	13	12	11	10	9	8	
Name	_	_	—	—		G1SRS[2:0]		G1SROE	l
Default	0	0	0	0	0	0	0	0	ĺ
Bit #	7	6	5	4	3	2	1	0	_
Name	TMEI	MEIMS	GPN	1[1:0]	GPMU		RSTDP	RST	l
Default	0	0	0	0	0	0	1	0	ĺ

Bits 11 to 9: Global One-Second Reference Source (G1SRS[2:0]). These bits determine the source for the internally generated one-second reference. The source is selected from one of the CLAD clocks or from one of the port transmit clocks. See Section 9.7.2.

000 = Disabled	100 = Port 1 TCLK
001 = DS3 reference clock	101 = Port 2 TCLK
010 = E3 reference clock	110 = Port 3 TCLK
011 = STS-1 reference clock	111 = Port 4 TCLK

**Bit 8: Global One-Second Reference Output Enable (G1SROE).** This bit determines whether the GPIOB3 pin is used to output the global one-second reference signal. See Section 9.7.2.

0 = GPIOB3 pin mode selected by GLOBAL.GIOCR:GIOB3S[1:0]

1 = GPIOB3 outputs the global one-second reference signal specified by GLOBAL.CR1:G1SRS[2:0]

**Bit 7: Transmit Manual Error Insert (TMEI).** When GLOBAL.CR1:MEIMS = 0, this bit is used to insert errors in all blocks in all ports where block level MEIMS = 1 and PORT.CR1:MEIMS = 1. Error(s) are inserted at the next opportunity after this bit transitions from low to high. See Section 9.7.5. Note: This bit should be set low immediately after each error insertion.

**Bit 6: Manual Error Insert Mode Select (MEIMS).** This bit specifies the source of the manual error insertion signal for all block-level error generators that have block-level MEIMS = 1 and PORT.CR1:MEIMS = 1. See Section 9.7.5.

- 0 = Global error insertion using GLOBAL.CR1:TMEI bit
- 1 = Global error insertion using the GPIOB2 pin

**Bits 5 and 4: Global Performance Monitor Update Mode (GPM[1:0]).** These bits specify the source of the performance monitoring update signal for all blocks that have block-level PMUM = 1 and PORT.CR1:PMUM = 1. See Section 9.7.4.

- 00 = Global PM update using the GLOBAL.CR1:GPMU bit
- 01 = Global PM update using the GPIOB1 pin
- 1X = One-second PM update using the internal one-second counter (see Section 9.7.2)

**Bit 3: Global Performance Monitor Register Update (GPMU).** When GLOBAL.CR1:GPM[1:0] = 00, this bit is used to update all of the performance monitor registers where block-level PMUM = 1 and PORT.CR1:PMUM = 1. When this bit transitions from low to high, all configured performance monitoring registers are updated with the latest counter value, and all associated counters are reset. This bit should remain high until the performance monitor update status bit (GLOBAL.SR:GPMS) goes high, and then it should be brought back low, which clears the GPMS status bit. If a counter increment occurs at the exact same time as the counter reset, the counter is loaded with a value of one, and the "counter is non-zero" latched status bit is set. See Section 9.7.4.

**Bit 1: Reset Data Path (RSTDP).** When this bit is set, it forces all of the internal data path and status registers in all ports to their default state. This bit must be set high for a minimum of 100ns. See Section 9.11.

0 = Normal operation

Desisten Menser

1 = Force all data path registers to their default values

**Bit 0: Reset (RST).** When this bit is set, all of the internal data path and status and control registers (except this RST bit), on all of the ports, are reset to their default state. This bit must be set high for a minimum of 100ns. This bit is logically ORed with the inverted hardware signal RST. See Section 9.11.

0 = Normal operation

1 = Force all internal registers to their default values

Register Name: Register Description: Register Address: GLOBAL.CR2 Global Control Register 2 004h

Bit #	15	14	13	12	11	10	9	8
Name Default					CLAD[6:0]			
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Bit # Name Default			CLKD19	INTM		_	LSBCRE	GWRM
Default	0	0	0	0	0	0	0	0

Bits 14 to 8: CLAD I/O Mode (CLAD[6:0]). These bits control the CLAD clock I/O pins REFCLK, CLKA, CLKB, CLKC and CLKD. See Table 9-11 and Table 9-12 in Section 9.7.1.

Bit 5: CLKD Frequency is 19.44MHz (CLKD19). This bit specifies the frequency to be output on CLKD when the CLAD[3] configuration bit is high.

- 0 = 77.76MHz
- 1 = 19.44MHz

**Bit 4:** INT pin mode (INTM). This bit determines the inactive mode of the INT pin. The INT pin always drives low when an enabled interrupt source is active. See Section 9.10.

0 = Pin is high impedance when no enabled interrupts are active

1 = Pin drives high when no enabled interrupts are active

Bit 1: Latched Status Bit Clear on Read Enable (LSBCRE). This bit determines when the latched status register bits are cleared. See Section 9.8.5.

0 = Latched status register bits are cleared on a write

1 = Latched status register bits are cleared on a read

**Bit 0: Global Write Mode (GWRM).** This bit enables the global write mode. When this bit is set, a write to a register of any port causes a write to the same register in all the ports. In this mode register reads are not supported and result in undefined data. See Section 9.8.6.

- 0 = Normal write mode
- 1 = Global write mode

Register Name: Register Description: Register Address: GLOBAL.GIOCR

General-Purpose I/O Control Register 010h

Bit #	15	14	13	12	11	10	9	8
Name	GIOA	4S[1:0]	GIOA	3S[1:0]	GIOA	2S[1:0]	GIOA'	1S[1:0]
Default	0	0	0	0	0	0	0	0
-						<u>.</u>	<u>.</u>	
Bit #	7	6	5	4	3	2	1	0
Name	GIOB	4S[1:0]	GIOB	3S[1:0]	GIOB	2S[1:0]	GIOB	1S[1:0]
Default	0	0	0	0	0	0	0	0
Note: See Sec	tion 072 for m	oro information		•		•	•	•

Note: See Section 9.7.3 for more information.

Bits 15 and 14: General-Purpose I/O A4 Select (GIOA4S[1:0]). These bits specify the function of the GPIOA4 pin.

00 = Input

01 = Output LOS status from port 4

10 = Output logic 0

11 = Output logic 1

Bits 13 and 12: General-Purpose I/O A3 Select (GIOA3S[1:0]). These bits specify the function of the GPIOA3 pin.

00 = Input

01 = Output LOS status from port 3

- 10 = Output logic 0
- 11 = Output logic 1

Bits 11 and 10: General-Purpose I/O A2 Select (GIOA2S[1:0]). These bits specify the function of the GPIOA2 pin.

- 00 = Input
- 01 = Output LOS status from port 2
- 10 = Output logic 0
- 11 = Output logic 1

Bits 9 and 8: General-Purpose I/O A1 Select (GIOA1S[1:0]). These bits specify the function of the GPIOA1 pin.

- 00 = Input
- 01 = Output LOS status from port 1
- 10 = Output logic 0
- 11 = Output logic 1

Bits 7 and 6: General-Purpose I/O B4 Select (GIOB4S[1:0]). These bits specify the function of the GPIOB4 pin.

- 00 = Input
- 01 = Output LOS status from port 4
- 10 = Output logic 0
- 11 = Output logic 1

Bits 5 and 4: General-Purpose I/O B3 Select (GIOB3S[1:0]). These bits specify the function of the GPIOB3 pin. Note: If GLOBAL.CR1:G1SROE is set to 1, GPIOB3 is the global one-second reference output signal.

- 00 = Input
- 01 = Output LOS status from port 3
- 10 = Output logic 0
- 11 = Output logic 1

Bits 3 and 2: General-Purpose I/O B2 Select (GIOB2S[1:0]). These bits specify the function of the GPIOB2 pin. Note: If GLOBAL.CR1:MEIMS is set to 1, GPIOB2 is the global transmit manual error insertion (TMEI) input signal.

- 00 = Input
- 01 = Output LOS status from port 2
- 10 = Output logic 0
- 11 = Output logic 1

Bits 1 and 0: General-Purpose I/O B1 Select (GIOB1S[1:0]). These bits specify the function of the GPIOB1 pin. Note: If GLOBAL.CR1:GPM[1:0] is set to 01, GPIOB1 is the global performance monitoring update input signal.

00 = Input

- 01 = Output LOS status from port 1
- 10 = Output logic 0
- 11 = Output logic 1

Register Na Register De Register Ac	escription:	G	LOBAL.ISR obal Interrup 20h	ot Status Reg	gister			
Bit #	15	14	13	12	11	10	9	8
Name					_	_	_	_
	_	_	_		_	_		_
Bit #	7	6	5	4	3	2	1	0
Name			_	<u>P4ISR</u>	<u>P3ISR</u>	<u>P2ISR</u>	<u>P1ISR</u>	<u>GSR</u>

**Bits 4 to 1: Port n Interrupt Status Register (PnISR).** This bit is set when any of the bits in the port n interrupt status register (PORT.ISR) are set and enabled for interrupt. When set, this bit causes an interrupt if GLOBAL.ISRIE:PnISRIE is set. See Section 9.10.

**Bit 0: Global Status Register (GSR).** This bit is set when any of the latched status register bits in the global latched status register (GLOBAL.SRL) are set and enabled for interrupt. When set, this bit causes an interrupt if GLOBAL.ISRIE:GSRIE is set. See Section 9.10.

Register De	Register Name:GLOBAL.ISRIERegister Description:Global Interrupt Status Register Interrupt EnableRegister Address:022h							
Bit #	15	14	13	12	11	10	9	8
Name	—	—	_	_	_		_	_
Default	0	0	0	0	0	0	0	0
			•					
Bit #	7	6	5	4	3	2	1	0
Name	—			P4ISRIE	P3ISRIE	P2ISRIE	P1ISRIE	GSRIE
Default	0	0	0	0	0	0	0	0

**Bits 4 to 1: Port n Interrupt Status Register Interrupt Enable (PnISRIE).** This bit is the interrupt enable for the GLOBAL.ISR:PnISR status bit. See Section 9.10.

0 = mask the interrupt

1 = enable the interrupt

Bit 0: Global Status Register Interrupt Enable (GSRIE). This bit is the interrupt enable for the GLOBAL.ISR:GSR status bit. See Section 9.10.

0 = mask the interrupt

1 = enable the interrupt

Register Na Register De Register Ac	escription:	G	LOBAL.SR Iobal Status 28h	Register				
Bit #	15	14	13	12	11	10	9	8
Name	—	—	—	—	—	—	—	—
Default	_	_		_	_	_	_	_
Bit #	7	6	5	4	3	2	1	0
Name	_	—	—	_	_	CLOL	_	<u>GPMS</u>
Default		_		—	—	0	—	0

Bit 2: CLAD Loss of Lock (CLOL). This bit is set when the CLAD is not locked to the reference frequency.

**Bit 0: Global Performance Monitoring Update Status (GPMS).** This bit is set when the PORT.SR:PMS status bits are set in all of the ports that are enabled for global update control (i.e., all ports that have PORT.CR1:PMUM = 1). Ports that have PORT.CR1:PMUM = 0 have no effect on this bit. In global software update mode, the global update request bit (GLOBAL.CR1:GPMU) should be held high until this status bit goes high. See Section 9.7.4.

0 = The associated update request signal is low or not all register updates are completed

1 = The requested performance register updates are all completed

Register Na Register De Register Ad	escription:	GI	_OBAL.SRL obal Status Ah	Register Lat	ched			
Bit #	15	14	13	12	11	10	9	8
Name	_	—	_	—	_	_		
Default		—	_	—	_	_	_	
Bit #	7	6	5	4	3	2	1	0
Name	—	<u>CLKCL</u>	<u>CLKBL</u>	<u>CLKAL</u>	<u>CLADL</u>	<u>CLOLL</u>	G1SREFL	<u>GPMSL</u>
Default		_	_	_	_			_

**Bit 6: CLAD C Clock Activity Latched (CLKCL).** This bit is set when the signal on the CLKC pin is active. **Note:** This bit should always be low when GLOBAL.CR2:CLAD[6:4]  $\neq$  000. See Section 9.7.1.

**Bit 5: CLAD B Clock Activity Latched (CLKBL).** This bit is set when the signal on the CLKB pin is active. **Note:** This bit should always be low when GLOBAL.CR2:CLAD[6:4]  $\neq$  000. See Section 9.7.1.

**Bit 4: CLAD A Clock Activity Latched (CLKAL).** This bit is set when the signal on the CLKA pin is active. **Note:** This bit should always be low when GLOBAL.CR2:CLAD[6:4]  $\neq$  000. See Section 9.7.1.

**Bit 3: CLAD Reference Clock Activity Status Latched (CLADL).** This bit is set when the CLAD PLL reference clock signal on the REFCLK pin is active. **Note:** When GLOBAL.CR2:CLAD[6:4] = 000, the REFCLK pin is unused. See Section 9.7.1.

Bit 2: CLAD Loss of Lock Latched (CLOLL). This bit is set when the GLOBAL.SR:CLOL status bit transitions from low to high.

**Bit 1: Global One-Second Reference Status Latched (G1SREFL).** This bit is set once each second when the internal global one-second timer signal transitions low to high. When set, this bit causes an interrupt if interrupt enables GLOBAL.SRIE:G1SREFIE and GLOBAL.ISRIE:GSRIE are both set. See Section 9.7.1.

**Bit 0: Global Performance Monitoring Update Status Latched (GPMSL).** This bit is set when the GLOBAL.SR:GPMS status bit changes from low to high. When set, this bit causes an interrupt if interrupt enables GLOBAL.SRIE:GPMSIE and GLOBAL.ISRIE:GSRIE are both set. See Section 9.7.1.

Register Name: Register Description: Register Address:

#### GLOBAL.SRIE

**Global Status Register Interrupt Enable** 

02Ch

Bit #	15	14	13	12	11	10	9	8
Name Default	—	—	—	—	_	—	—	_
Default	0	0	0	0	0	0	0	0
					•			
Bit #	7	6	5	4	3	2	1	0
Bit # Name Default	—		_			CLOLIE	G1SREFIE	GPMSIE
Default	0	0	0	0	0	0	0	0

Bit 2: CLAD Loss of Lock Interrupt Enable (CLOLIE). This bit is the interrupt enable for the GLOBAL.SRL:CLOLL bit.

0 = mask the interrupt

1 = enable the interrupt

### Bit 1: Global One-Second Reference Interrupt Enable (G1SREFIE). This bit is the interrupt enable for the

GLOBAL.SRL:G1SREFL bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 0: Global Performance Monitoring Update Status Interrupt Enable (GPMSIE). This bit is the interrupt enable for the GLOBAL.SRL: GPMSL bit.

0 = mask the interrupt

1 = enable the interrupt

Register Na Register Do Register Ad	escription:	Ge	_OBAL.GIOF eneral-Purpo 8h	RR ose I/O Read	Register			
Bit #	15	14	13	12	11	10	9	8
Name			—	—	—	—	—	—
Default		—	—	—	—	—	—	—
Bit #	7	6	5	4	3	2	1	0
Name	GPIOA4	GPIOA3	GPIOA2	<u>GPIOA1</u>	GPIOB4	GPIOB3	GPIOB2	GPIOB1
Default	_	_	—	—	—	_	—	_

Bits 7 to 4: General-Purpose I/O An Status (GPIOAn). Indicates the status of general-purpose I/O pin An (GPIOAn). See Section 9.7.3.

Bits 3 to 0: General-Purpose I/O Bn Status (GPIOBn). Indicates the status of general-purpose I/O pin Bn (GPIOBn). See Section 9.7.3.

## **10.4 Port Common Registers**

### Table 10-4. Port Common Register Map

ADDRESS OFFSET	REGISTER	DESCRIPTION
00h	PORT.CR1	Port Control Register 1
02h	PORT.CR2	Port Control Register 2
04h	PORT.CR3	Port Control Register 3
06h	—	Unused
08h	—	Unused
0Ah	PORT.INV	Port I/O Invert Control Register
0Ch	—	Unused
0Eh	—	Unused
10h	PORT.ISR	Port Interrupt Status Register
12h	—	Unused
14h	PORT.ISRIE	Port Interrupt Status Register Interrupt Enable
16h	—	Unused
18h	PORT.SR	Port Status Register
1Ah	PORT.SRL	Port Status Register Latched
1Ch	PORT.SRIE	Port Status Register Interrupt Enable
1Eh	_	Unused

Register Name: Register Description: Register Address: PORT.CR1 Port Control Register 1 n x 80h + 00h

Bit #	15	14	13	12	11	10	9	8
Name	—	_	_	—	—	_	_	—
Default	0	0	0	0	0	0	0	0
		•						
Bit #	7	6	5	4	3	2	1	0
Name	TMEI	MEIMS	PMUM	PMU	TPD	RPD	RSTDP	RST
Default	0	0	0	0	1	1	1	0

**Bit 7: Transmit Manual Error Insert (TMEI).** When PORT.CR1:MEIMS = 0, this bit is used to insert errors in all blocks where block-level MEIMS = 1. Error(s) are inserted at the next opportunity after this bit transitions from low to high. See Section 9.7.5. **Note:** This bit should be set low immediately after each error insertion.

**Bit 6: Transmit Manual Error Insert Mode Select (MEIMS).** This bit specifies the source of the error insertion signal for all block-level error generators that have block-level MEIMS = 1. See Section 9.7.5.

0 = Port-level error insertion via PORT.CR1:TMEI

1 = Global error insertion as specified by GLOBAL.CR1:MEIMS

**Bit 5: Port Performance Monitor Update Mode (PMUM).** This bit specifies the source of the performance monitoring update signal for all blocks that have block-level PMUM = 1. See Section 9.7.4.

- 0 = Port-level PM update via PORT.CR1:PMU
- 1 = Global PM update as specified by GLOBAL.CR1:GPM[1:0]

**Bit 4: Port Performance Monitor Register Update (PMU).** When PORT.CR1:PMUM = 0, this bit is used to update all of the performance monitor registers where block-level PMUM = 1. When this bit transitions from low to high, all configured performance monitoring registers are updated with the latest counter values, and all associated counters are reset. This bit should remain high until the performance monitor update status bit (PORT.SR:PMS) goes high, and then it should be brought back low, which clears the PMS status bit. If a counter increment occurs at the exact same time as the counter reset, the counter is loaded with a value of one, and the "counter is non-zero" latched status bit is set. See Section 9.7.4.

**Bit 3: Transmit Power-Down (TPD).** When this bit is set, the transmit path of the port is powered down and considered "out of service". The digital logic is powered down by stopping the clocks. See Section 9.11.

0 = Normal operation

1 = Power down the port transmit path (TXP and TXN become high impedance)

**Bit 2: Receive Power-Down (RPD).** When this bit is set, the receive path of the port is powered down and considered "out of service". The digital logic is powered down by stopping the clocks. See Section 9.11.

- 0 = Normal operation
- 1 = Power down the port receive path (RPOS/RDAT, RNEG/RLCV, and RCLK become high impedance)

Bit 1: Reset Data Path (RSTDP). When this bit is set, it forces all of the port's internal data path and status registers to their default state. This bit must be set high for a minimum of 100ns and then set back low. See Section 9.11.

- 0 = Normal operation
- 1 = Force all data path registers to their default values

**Bit 0: Reset (RST).** When this bit is set, all of the internal data path and status and control registers (except this RST bit) of this port are reset to their default state. This bit must be set high for a minimum of 100ns. This bit is logically ORed with the inverted hardware signal RST and the GLOBAL.CR1:RST bit. See Section 9.11.

0 = Normal operation

1 = Force all internal registers to their default values

Register Name: Register Description: Register Address: PORT.CR2 Port Control Register 2 n x 80h + 02h

15	14	13	12	11	10	9	8
	_	_		_	_	_	_
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
LM[	1:0]	—	ROD	TBIN	RBIN	TCC	_
0	Δ	Ο	Ο	Ο	Ο	Ο	Ο
-	0 7	15     14       —     —       0     0       7     6       LM[1:0]     0	<u> </u>	-         -         -           0         0         0         0           7         6         5         4	-         -         -         -           0         0         0         0         0           7         6         5         4         3	-         -	-     -     -     -     -       0     0     0     0     0     0       7     6     5     4     3     2     1

Bits 7 and 6: LIU Mode (LM[1:0]). These bits select the operating mode of the port. See Section 9.1.

00 = DS3

01 = E3

10 = STS-1

11 = reserved

Bit 4: Receive Output Disable (ROD). See Section 9.3.6.4.

0 = enable the receiver outputs

1 = disable the receiver outputs (RCLK, RPOS/RDAT and RNEG/RLCV)

### Bit 3: Transmit Binary Interface Enable (TBIN). See Section 9.2.2.

- 0 = Transmitter framer interface is bipolar on the TPOS and TNEG pins. The B3ZS/HDB3 encoder is disabled.
- 1 = Transmitter framer interface is binary on the TDAT pin. The B3ZS/HDB3 encoder is enabled.

### Bit 2: Receive Binary Interface Enable (RBIN). See Section 9.3.6.

- 0 = Receiver framer interface is bipolar on the RPOS and RNEG pins. The B3ZS/HDB3 decoder is disabled.
- 1 = Receiver framer interface is binary on the RDAT pin with the RLCV pin indicating line-code violations. The B3ZS/HDB3 encoder is enabled.

### Bit 1: Transmit Common Clock Mode (TCC). See Section 9.2.1.1.

- 0 = Source transmit clock for port n from TCLKn
- 1 = Source transmit clock for port n from TCLK1

Register Name: Register Description: Register Address: PORT.CR3 Port Control Register 3 n x 80h + 04h

15	14	13	12	11	10	9	8
	_	_	_	_	—	BERTE	BERTD
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
SCRD	—	—	AIST	TAIS	LBS	LB[	1:0]
0	0	0	0	0	0	0	0
	0 7	0	0         0         0           7         6         5	0         0         0         0           7         6         5         4	0         0         0         0         0           7         6         5         4         3	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	BERTE           0         0         0         0         0         0         0           7         6         5         4         3         2         1

### Bit 9: BERT Enable (BERTE). See Section 9.5.

0 = disable the BERT pattern generator (the pattern detector is always enabled)

1 = enable the BERT pattern generator (the pattern detector is always enabled)

### Bit 8: BERT Direction (BERTD). See Section 9.5.

0 = line direction (transmit to receive)

1 = system direction (receive to transmit)

**Bit 7: STS-1 Scrambling Disable (SCRD).** This bit controls STS-1 scrambling when AIS-L is generated in STS-1 mode. See Section 9.2.4.

0 = Perform scrambling

1 = Do not perform scrambling

#### Bit 4: AIS Type (AIST). See Section 9.2.4.

0 = Unframed all ones

1 = Framed DS3 AIS (DS3 mode), unframed all ones (E3 mode), or AIS-L (STS-1 mode)

**Bit 3: Transmit AIS (TAIS).** The type of AIS signal depends on the LIU mode (DS3, E3 or STS-1) and the configured AIS type. See Section 9.2.4.

0 = transmit normal data

1 = transmit AIS signal

Bit 2: Loopback Select (LBS). This bit affects the function of the Loopback Mode (LBM[1:0]) bits below.

Bits 1 and 0: Loopback Mode (LB[1:0]). These bits enable loopbacks. The effect of the LB = 11 decode is controlled by the LBS configuration bit. See Section 9.6.

00 = No loopback 01 = Diagnostic Loopback (DLB) 10 = Line Loopback (LLB) 11 (LBS = 0) = Line Loopback (LLB) and Diagnostic Loopback (DLB) simultaneously 11 (LBS = 1) = Analog Loopback (ALB) Register Name: Register Description: Register Address: PORT.INV Port I/O Invert Control Register n x 80h + 0Ah

Bit #	15	14	13	12	11	10	9	8
Name Default	_	—		_	—	_	_	—
Default	0	0	0	0	0	0	0	0
						•		
Bit #	7	6	5	4	3	2	1	0
Bit # Name Default		TNEGI	TPOSI	TCLKI		RNEGI	RPOSI	RCLKI
Default	0	0	0	0	0	0	0	0

Bit 6: TNEG Invert (TNEGI). This bit inverts the TNEG input pin when set.

0 = Noninverted

1 = Inverted

Bit 5: TPOS/TDAT Invert (TPOSI). This bit inverts the TPOS/TDAT input pin when set.

0 = Noninverted

1 = Inverted

Bit 4: TCLK Invert (TCLKI). This bit inverts the TCLK pin input pin when set. See Section 9.2.1.

0 = Noninverted; TPOS/TDAT and TNEG are sampled on the rising edge of TCLK. 1 = Inverted; TPOS/TDAT and TNEG are sampled on the falling edge of TCLK.

Bit 2: RNEG/RLCV Invert (RNEGI). This bit inverts the RNEG/RLCV output pin when set.

0 = Noninverted

1 = Inverted

Bit 1: RPOS/RDAT Invert (RPOSI). This bit inverts the RPOS/RDAT output pin when set.

- 0 = Noninverted
- 1 = Inverted

Bit 0: RCLK Invert (RCLKI). This bit inverts the RCLKn output pin when set. See Section 9.3.6.3.

0 = Noninverted; RPOS/RDAT and RNEG/RLCV are updated on the falling edge of RCLK.

1 = Inverted; RPOS/RDAT and RNEG/RLCV are updated on the rising edge of RCLK.

Register Na Register De Register Ac	escription:	Po	PORT.ISR Port Interrupt Status Register n x 80h + 10h								
Bit #	15	14	13	12	11	10	9	8			
Name			<u> </u>			<u> </u>	<u> </u>				
	_	-	_		-						
Bit #	7	6	5	4	3	2	1	0			
Name		—			<u>LDSR</u>	<u>LIUSR</u>	<u>BSR</u>	<u>PSR</u>			

**Bit 3: Line Decoder Status Register Interrupt Status (LDSR).** This bit is set when any of the latched status register bits in the B3ZS/HDB3 Line Decoder block are set and enabled for interrupt. When set, this bit causes an interrupt if PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are both set. See Section 9.10.

**Bit 2: LIU Status Register Interrupt Status (LIUSR).** This bit is set when any of the latched status register bits in the LIU block are set and enabled for interrupt. When set, this bit causes an interrupt if PORT.ISRIE:LIUSRIE and GLOBAL.ISRIE: PnISRIE are both set. See Section 9.10.

**Bit 1: BERT Status Register Interrupt Status (BSR).** This bit is set when any of the latched status register bits in the BERT block are set and enabled for interrupt. When set, this bit causes an interrupt if PORT.ISRIE:BSRIE and GLOBAL.ISRIE: PNISRIE are both set. See Section 9.10.

**Bit 0: Port Status Register Interrupt Status (PSR).** This bit is set when any of the latched status register bits in the port latched status register (PORT.SRL) are set and enabled for interrupt. When set, this bit causes an interrupt if PORT.ISRIE:PSRIE and GLOBAL.ISRIE: PnISRIE are both set. See Section 9.10.

Register Na Register De Register Ac	escription:	Po	PORT.ISRIE Port Interrupt Status Register Interrupt Enable n x 80h + 14h							
Bit #	15	14	13	12	11	10	9	8		
Name	_	_	_	_	_	—	_	_		
Default	0	0	0	0	0	0	0	0		
	•		•							
Bit #	7	6	5	4	3	2	1	0		
Name			_		LDSRIE	LIUSRIE	BSRIE	PSRIE		
Default	0	0	0	0	0	0	0	0		

Bit 3: Line Decoder Status Register Interrupt Enable (LDSRIE). This bit is the interrupt enable for the PORT.ISR:LDSR status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 2: LIU Status Register Interrupt Enable (LIUSRIE). This bit is the interrupt enable for the PORT.ISR:LIUSR status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 1: BERT Status Register Interrupt Enable (BSRIE). This bit is the interrupt enable for the PORT.ISR:BSR status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 0: Port Status Register Interrupt Enable (PSRIE). This bit is the interrupt enable for the PORT.ISR:PSR status bit.

0 = mask the interrupt

1 = enable the interrupt

Register Description: Register Address:			ort Status Re x 80h + 18h	egister				
Bit #	15	14	13	12	11	10	9	8
Name	SPR1	_	_	_	—	_	—	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name	SPR2			—				PMS
Default	0	0	0	0	0	0	0	0

Bit 15: Spare 1 Status Bit (SPR1). This bit is a spare status bit reserved for future use. It indicates the current value of the PORT.CR1.SPARE1 bit. Note: The default value is the same as PORT.CR1.SPARE1.

Bit 7: Spare 2 Status Bit (SPR2). This bit is a spare status bit reserved for future use. It indicates the current value of the PORT.CR2.SPARE2 bit. Note: The default value is the same as PORT.CR2.SPARE2.

Bit 0: Performance Monitoring Update Status (PMS). This bit is set when the PMS bits are set in all of the port functional blocks that are configured for port-level update control (i.e., all blocks that have PMUM = 1). Blocks that have PMUM = 0 have no effect on this bit. In port-level software update mode, the port update request bit (PORT.CR1:PMU) should be held high until this status bit goes high. See Section 9.7.4.

0 = The associated update request signal is low or not all register updates are completed

1 = The requested performance register updates are all completed

PORT.SR

Register Name:

Register Na Register De Register Ac	escription:	Po	ORT.SRL ort Status Re x 80h + 1Ah	gister Latch	ed			
Bit #	15	14	13	12	11	10	9	8
Name	_	_	—			_	_	<u>TCLKL</u>
Default	0	0	0	0	0	0	0	<u>0</u>
Bit #	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	—	_	PMSL
Default	0	0	0	0	0	0	0	<u>0</u>

Bit 8: Transmit Clock Activity Status Latched (TCLKL). This bit is set when the signal on the TCLK pin for this port is active. When set, this bit causes an interrupt if interrupt enables PORT.SRIE:TCLKIE, PORT.ISRIE:PSRIE and GLOBAL ISRIE: PhISRIE are all set.

Bit 0: Performance Monitoring Update Status Latched (PMSL). This bit is set when the PORT.SR:PMS status bit changes from low to high. When set, this bit causes an interrupt if interrupt enables PORT.SRIE:PMSIE, PORT.ISRIE:PSRIE and GLOBAL.ISRIE:PnISRIE are all set. See Section 9.7.4.

Register Name: Register Description: Register Address: PORT.SRIE Port Status Register Interrupt Enable

n x 80h + 1Ch

Bit #	15	14	13	12	11	10	9	8
Name Default	_		—		—	—		TCLKIE
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name Default	SPR2IE	_	_	_	_	_		PMSIE
Default	0	0	0	0	0	0	0	0

Bit 8: Transmit Clock Activity Latched Status Interrupt Enable (TCLKIE). This bit is the interrupt enable for the PORT.SRL:TCLKL bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 7: Spare 2 Latched Status Interrupt Enable (SPR2IE). This bit is the interrupt enable for the PORT.SRL:SPR2L bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 0: Performance Monitoring Update Latched Status Interrupt Enable (PMSIE). This bit is the interrupt enable for the PORT.SRL:PMSL bit.

0 = mask the interrupt

1 = enable the interrupt

## 10.5 LIU Registers

### Table 10-5. LIU Register Map

ADDRESS OFFSET	REGISTER	DESCRIPTION
20h	LIU.CR1	LIU Control Register 1
22h	LIU.CR2	LIU Control Register 2
24h	LIU.TWSCR1	LIU Transmit Waveshaping Control Register 1
26h	LIU.TWSCR2	LIU Transmit Waveshaping Control Register 2
28h	LIU.SR	LIU Status Register
2Ah	LIU.SRL	LIU Status Register Latched
2Ch	LIU.SRIE	LIU Status Register Interrupt Enable
2Eh	LIU.RGLR	LIU Receive Gain Level Register

0

n

	Name: Description: Address:		LIU.CR1 LIU Control n x 80h + 20					
Bit #	15	14	13	12	11	10	9	8
Name	_				JAE	D[1:0]	JAS	S[1:0]
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name		_	TLBO	TOE	TTRE		TRESADJ[2:0	)]

Bits 11 and 10: Jitter Attenuator Depth (JAD[1:0]). These bits select the jitter attenuator buffer depth. See Section 9.4.

0

0

0

00 = 16 bits

0

0

0

01 = 32 bits

Default

- 10 = 64 bits
- 11 = 128 bits

Bits 9 and 8: Jitter Attenuator Select (JAS[1:0]). These bits select the location of the jitter attenuator. See Section 9.4.

- 00 = Disabled
- 01 = Receive Path
- 10 = Transmit Path
- 11 = Transmit Path

**Bit 5: Transmit LIU LBO (TLBO).** This bit is used to enable the transmit LBO circuit which causes the transmit signal to be preattenuated to mimic the attenuation of approximately approximates about 225 feet of cable. This is used to reduce near end cross talk when the cable lengths are short. This signal is only valid in DS3 and STS-1 modes. See Section 9.2.6.

- 0 = Disabled
- 1 = Enabled

**Bit 4: Transmit Output Enable (TOE).** This bit enables the transmitter outputs (TXP and TXN). The transmitter continues to operate internally when the transmitter is tri-stated. Only the line driver and driver monitor are disabled. See Section 9.2.7. Note: This bit is ORed with the associated TOE input pin.

0 = TXP and TXN are high impedance

1 = TXP and TXN are driven

Bit 3: Transmit Termination Resistor Enable (TTRE). This bit indicates when the transmitter internal termination is enabled. See Section 9.2.8.

- 0 = Disabled, the transmitter is terminated externally
- 1 = Enabled, the transmitter is terminated internally

Bits 2 to 0: Transmit Resistor Adjustment (TRESADJ[2:0]). These bits are used to adjust the internal termination resistance of the transmitter. See Section 9.2.8.

 $\begin{array}{l} 000 = 75\Omega \\ 001 = 82\Omega \\ 010 = 90\Omega \\ 011 = 100\Omega \\ 100 = 68\Omega \\ 101 = 62\Omega \\ 110 = 56\Omega \\ 111 = 50\Omega \end{array}$ 

Register Name: Register Description: Register Address: LIU.CR2 LIU Control Register 2 n x 80h + 22h

Bit #	15	14	13	12	11	10	9	8
Name	—	—	_	—	_	_	—	—
Default	0	0	0	0	0	0	0	0
_								
Bit #	7	6	5	4	3	2	1	0
Name	_	_	RFL2E	RMON	RTRE	RRESADJ[2:0]		
Default	0	0	0	0	0	0	0	0

Bit 5: Receive Fail 2 Enable (RFL2E). This bit is used to enable the receive failure type 2 detection. See Section 9.3.8.

0 = Disable receive failure type 2 detection

1 = Enable receive failure type 2 detection

**Bit 4: Receive LIU Monitor Mode (RMON).** This bit is used to enable the receive LIU monitor mode preamplifier. Enabling the preamplifier adds about 14dB of linear amplification for use in monitor applications where the signal has been reduced 20dB using resistive attenuator circuits. Note: When enabled, the preamp is turned on or off automatically depending upon the input signal level. See Section 9.3.2.

0 = Disable the preamp

1 = Enable the preamp

Bit 3: Receive Termination Resistor Enable (RTRE). This bit indicates when the receiver internal termination is enabled. See Section 9.3.1.

0 = Disabled, the receiver is terminated externally

1 = Enabled, the receiver is terminated internally

Bit 2-0: Receive Resistor Adjustment (RRESADJ[2:0]). These bits are used to adjust the internal termination resistance of the receiver. See Section 9.3.1.

 $\begin{array}{l} 000 = 75\Omega \\ 001 = 82\Omega \\ 010 = 90\Omega \\ 011 = 100 \ \Omega \\ 100 = 68\Omega \\ 101 = 62\Omega \\ 110 = 56\Omega \\ 111 = 50\Omega \end{array}$ 

Register Name: Register Description: Register Address:

LIU.TWSCR1 LIU Transmit Waveshaping Control Register 1 n x 80h + 24h

Bit #	15	14	13	12	11	10	9	8
Name				TWSC	[15:8]			
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name Default	TWSC[7:0]							
Default	0	0	0	0	0	0	0	0

See Figure 9-1, Figure 9-2, and Figure 9-3 for illustrations of the first and second rise/fall time segments of the DS3 and STS-1 waveforms and the overshoot, one level, undershoot, and zero level segments for the E3 waveform.

Bits 15 and 14: Transmit Waveshaping Control (TWSC[15:14]). In DS3 and STS-1 modes, this field adjusts the width of the first of two rising-edge segments. In E3 mode this field adjusts the width of the leading edge overshoot.

DS3/STS-1 Behavior
--------------------

st rise time	
2	rst rise time

- 01 increase first rise time by 0.1ns
- 10 decrease first rise time by 0.1ns
- 11 decrease first rise time by 0.2ns

E3 Behavior normal overshoot width increase overshoot width decrease overshoot width decrease overshoot width

normal "one level" time

normal undershoot width

Bits 13 and 12: Transmit Waveshaping Control (TWSC[13:12]). In DS3 and STS-1 modes, this field adjusts the width of the second of two rising-edge segments. In E3 mode this field adjusts the width of the pulse plateau.

E3 Behavior

#### **DS3/STS-1** Behavior

00 - normal second rise time

01 - increase second rise time by 0.1ns

10 - decrease second rise time by 0.1ns

11 - decrease second rise time by 0.1ns

increase "one level" time by 0.15ns decrease "one level" time by 0.15ns

decrease "one level" time by 0.3ns

Bits 11 and 10: Transmit Waveshaping Control (TWSC[11:10]). In DS3 and STS-1 modes, this field adjusts the width of the first of two falling-edge segments. In E3 mode this field adjusts the width of the trailing edge undershoot.

### **DS3/STS-1** Behavior

- 00	normal	first fall	time	
	-			

- 01 increase first fall time by 0.1ns
- 10 decrease first fall time by 0.1ns
- 11 decrease first fall time by 0.2ns

E3 Behavior

increase undershoot width by 0.15ns decrease undershoot width by 0.15ns

decrease undershoot width by 0.3ns

Bits 9 and 8: Transmit Waveshaping Control (TWSC[9:8]). In DS3 and STS-1 modes, this field adjusts the width of the second of two falling-edge segments. In E3 mode this field adjusts the width of the zero after the trailing edge.

### **DS3/STS-1** Behavior

### E3 Behavior

) –	normal second fall time	normal "zero level" width
-	increase second fall time by 0.1ns	increase "zero level" width by 0.15ns
) –	decrease second fall time by 0.1ns	decrease "zero level" width by 0.15ns
-	decrease second fall time by 0.2ns	decrease "zero level" width by 0.3ns

Bits 7 and 6: Transmit Waveshaping Control (TWSC[7:6]). In DS3 and STS-1 modes, this field adjusts the amplitude of the first of two rising-edge segments. In E3 mode this field adjusts the amplitude of the leading edge overshoot. The 11 value is a special case in which the entire pulse is made narrower.

### **DS3/STS-1** Behavior

### E3 Behavior

- 00 normal first rise amplitude 01 - decrease first rise amplitude 15%
- 10 increase first rise amplitude 15%

- 11 decrease pulse width by 0.15ns

normal overshoot decrease overshoot amplitude 2% increase overshoot amplitude 2% decrease pulse width by 0.15ns

o

o

Bits 5 and 4: Transmit Waveshaping Control (TWSC[5:4]). In DS3 and STS-1 modes, this field adjusts the amplitude of the second of two rising-edge segments. In E3 mode this field has no effect, except for the 11 value, which is a special case in which the entire pulse is made wider.

### **DS3/STS-1** Behavior

#### E3 Behavior normal pulse normal pulse

normal pulse

- 00 normal rise amplitude
- 01 decrease second rise amplitude 15%

10 - increase second rise amplitude 15%

11 - increase pulse width by 0.15ns

Bits 3 and 2: Transmit Waveshaping Control (TWSC[3:2]). In DS3 and STS-1 modes, this field adjusts the amplitude of the first of two falling-edge segments. In E3 mode this field adjusts the amplitude of the trailing edge overshoot. The 11 value is a special case in which the entire pulse is made wider.

#### **DS3/STS-1** Behavior

- 00 normal first fall time 01 - decrease first fall amplitude 15%
- 10 increase first fall amplitude 15%
- 11 increase pulse width by 0.15ns

Bits 1 and 0: Transmit Waveshaping Control (TWSC[1:0]). In DS3 and STS-1 modes, this field adjusts the fall time of the second of two falling-edge segments. In E3 mode this field has no effect, except for the 11 value, which is a special case in which the entire pulse is made narrower.

#### **DS3/STS-1** Behavior

#### 00 - normal second fall time

- 01 decrease second fall amplitude 15%
- 10 increase second fall amplitude 15%

11 - decrease pulse width by 0.15ns

E3 Behavior

normal pulse normal pulse normal pulse decrease pulse width by 0.15ns

Register Name: Register Description: Register Address:		LI	LIU.TWSCR2 LIU Transmit Waveshaping Control Register 2 n x 80h + 26h					
Bit #	15	14	13	12	11	10		

DIL #	10	14	10	IZ		10	9	0
Name				—			—	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name Default		_	_	—	TWSC[19:16]			
Default	0	0	0	0	0	0	0	0

Bits 3 to 0: Transmit Waveshaping Control (TWSC[19:16]). This field adjusts overall amplitude of the transmit output pulse.

0000 - nominal amplitude (see Table 12-6 and Table 12-7)

0001 - increase amplitude by 3.75%

0010 - increase amplitude by 7.5%

0011 - increase amplitude by 11.25%

- 0100 increase amplitude by 15%
- 0101 increase amplitude by 20%
- 0110 increase amplitude by 25%
- 0111 increase amplitude by 30%

1000 - decrease amplitude by 12.5%

1001 - decrease amplitude by 9.375%

1010 - decrease amplitude by 6.25%

1011 - decrease amplitude by 3.125%

110X - increase amplitude to internal current limit

111X - increase amplitude to maximum, current limiting disabled

E3 Behavior normal undershoot decrease undershoot 2%

increase pulse width by 0.15ns

increase undershoot 2% increase pulse width by 0.15ns

Register Name: Register Description: Register Address: LIU.SR LIU Status Register n x 80h + 28h

Bit #	15	14	13	12	11	10	9	8
Name	—	_	_	_	_	<u>TDM</u>	TFAIL	LOMC
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name	—	—	_	<u>RPAS</u>	RFAIL1	RFAIL2	<u>RLOL</u>	ALOS
Default	1	1	0	0	0	0	0	0

Bit 10: Transmit Driver Monitor (TDM). This bit indicates when the transmit driver is faulty. See Section 9.2.9.

0 = the transmit line driver is operating properly

1 = the transmit line driver is faulty

**Bit 9: Transmit Output Failure (TFAIL).** This bit indicates when there is a failure on the transmit differential outputs (TXP/TXN). See Section 9.2.9.

0 = an open or short has not been detected on TXP or TXN

1 = an open or short has been detected on TXP or TXN

**Bit 8: Loss of Master Clock (LOMC).** This bit indicates whether or not the appropriate reference clock (DS3, E3 or STS-1, depending on PORT.CR2:LM[1:0] setting) is available from the CLAD block. See Section 9.7.1.

0 = the master reference clock is present

1 = that master reference clock is not present

### Bit 4: Receive Preamp Status (RPAS). See Section 9.3.2.

0 = the receiver preamp is off

1 = the receiver preamp is on

### Bit 3: Receive Failure Type 1 (RFAIL1). See Section 9.3.8.

0 = a receive failure type 1 has not been detected on RXP or RXN

1 = a receive failure type 1 has been detected on RXP or RXN

### Bit 2: Receive Failure Type 2 (RFAIL2). See Section 9.3.8.

0 = a receive failure type 2 has not been detected on RXP or RXN

1 = a receive failure type 2 has been detected on RXP or RXN

### Bit 1: Receive Loss of Lock (RLOL). See Section 9.3.4.

- 0 = the incoming clock frequency on RXP/RXN is within ±7700ppm of the master reference clock (MCLK)
- 1 = the incoming clock frequency on RXP/RXN is more than ±7900ppm away from the master reference clock (MCLK)

### Bit 0: Analog Loss of Signal (ALOS). See Section 9.3.5.

0 = an analog LOS (ALOS) condition has not been detected

1 = an ALOS condition has been detected

Register Name: Register Description: Register Address: LIU.SRL LIU Status Register Latched n x 80h + 2Ah

Bit #	15	14	13	12	11	10	9	8
Name	_	_	_	<u>JAFL</u>	<u>JAEL</u>	<u>TDML</u>	<u>TFAILL</u>	LOMCL
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name		_	<u>RGLCL</u>	<u>RPASL</u>	RFAIL1L	RFAIL2L	<u>RLOLL</u>	<u>ALOSL</u>
Default	0	0	0	0	0	0	0	0

**Bit 12: Jitter Attenuator Full Latched (JAFL).** This bit is set when the jitter attenuator buffer is full, or when data has been lost due to a jitter attenuator buffer underflow or overflow. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:JAFIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PNISRIE are all set. See Section 9.4.

**Bit 11: Jitter Attenuator Empty Latched (JAEL).** This bit is set when the jitter attenuator buffer is empty, or when data has been lost due to a jitter attenuator buffer underflow or overflow. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:JAEIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set. See Section 9.4.

**Bit 10: Transmit Driver Monitor Change Latched (TDML).** This bit is set when the LIU.SR:TDM bit changes state. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:TDMIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set.

**Bit 9: Transmit Output Failure Change Latched (TFAILL).** This bit is set when the LIU.SR:TFAIL bit changes state. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:TFAILIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set.

Bit 8: Loss of Master Clock Latched (LOMCL). This bit is set when the LIU.SR:LOMC bit is set. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:LOMCIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set.

**Bit 5: Receive Gain Level Change Latched (RGLCL).** This bit is set when the receive gain level (LIU.RGLR: RGL[7:0]) changes. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:RGLCIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set.

**Bit 4: Receive Preamp Status Change Latched (RPASL).** This bit is set when the LIU.SR:RPAS bit changes state. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:RPASIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PNISRIE are all set.

**Bit 3: Receive Failure Type 1 Change Latched (RFAIL1L).** This bit is set when the LIU.SR:RFAIL1 bit changes state. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:RFAIL1IE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set.

**Bit 2: Receive Failure Type 2 Change Latched (RFAIL2L).** This bit is set when the LIU.SR:RFAIL2 bit changes state. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:RFAIL2IE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set.

**Bit 1: Receive Loss of Lock Change Latched (RLOLL).** This bit is set when the LIU.SR:RLOL bit changes state. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:RLOLIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set.

**Bit 0: Analog Loss of Signal Change Latched (ALOSL).** This bit is set when the LIU.SR:ALOS bit changes state. When set, this bit causes an interrupt if interrupt enables LIU.SRIE:ALOSIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PNISRIE are all set.

Register Name: Register Description: Register Address: LIU.SRIE LIU Status Register Interrupt Enable n x 80h + 2Ch

Bit #	15	14	13	12	11	10	9	8
Name	_	—	—	JAFIE	JAEIE	TDMIE	TFAILIE	LOMCIE
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name	_	_	RGLCIE	RPASIE	RFAIL1IE	RFAIL2IE	RLOLIE	ALOSIE
Default	0	0	0	0	0	0	0	0

Bit 12: Jitter Attenuator Full Interrupt Enable (JAFIE). This bit is the interrupt enable for the LIU.SRL:JAFL bit.

- 0 = mask the interrupt
- 1 = enable the interrupt
- Bit 11: Jitter Attenuator Empty Interrupt Enable (JAEIE). This bit is the interrupt enable for the LIU.SRL: JAEL bit.
  - 0 = mask the interrupt
  - 1 = enable the interrupt

### Bit 10: Transmit Driver Monitor Interrupt Enable (TDMIE). This bit is the interrupt enable for the LIU.SRL:TDML bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

### Bit 9: Transmit Output Failure Interrupt Enable (TFAILIE). This bit is the interrupt enable for the LIU.SRL:TFAILL bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

### Bit 8: Loss of Master Clock Interrupt Enable (LOMCIE). This bit is the interrupt enable for the LIU.SRL:LOMCL bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

## Bit 5: Receive Gain Level Change Interrupt Enable (RGLCIE). This bit is the interrupt enable for the LIU.SRL:RGLCL bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

### Bit 4: Receive Preamp Status Interrupt Enable (RPASIE). This bit is the interrupt enable for the LIU.SRL:RPASL bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

### Bit 3: Receive Failure Type 1 Interrupt Enable (RFAIL1IE). This bit is the interrupt enable for the LIU.SRL:RFAIL1L bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

### Bit 2: Receive Failure Type 2 Interrupt Enable (RFAIL2IE). This bit is the interrupt enable for the LIU.SRL:RFAIL2L bit.

- 0 = mask the interrupt
- 1 = enable the interrupt
- Bit 1: Receive Loss of Lock Interrupt Enable (RLOLIE). This bit is the interrupt enable for the LIU.SRL:RLOLL bit.
  - 0 = mask the interrupt
  - 1 = enable the interrupt

### Bit 0: Analog Loss of Signal Interrupt Enable (ALOSIE). This bit is the interrupt enable for the LIU.SRL:ALOSL bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

Register Name: Register Description: Register Address:

LIU.RGLR LIU Receive Gain Level Register n x 80h + 2Eh

Bit #	15	14	13	12	11	10	9	8	
Name	_	_	—	_	_	_	_	—	
Name Default	0	0	0	0	0	0	0	0	
		•							
Bit #	7	6	5	4	3	2	1	0	
Name Default	RGL[7:0]								
Default	0	0	0	0	0	0	0	0	

**Bits 7 to 0: Receive Gain Level (RGL[7:0]).** This field reports the real-time receiver gain level in 0.25dB increments. Values of 00–60h indicate receiver gain of 0dB to +24dB in 0.25dB increments. Values of F4–FFh indicate receiver gain of -3dB to -0.25dB in 0.25dB increments. See Section 9.3.3.

## 10.6 B3ZS/HDB3 Encoder Registers

## Table 10-6. B3ZS/HDB3 Encoder Register Map

ADDRESS OFFSET	REGISTER	DESCRIPTION				
30h	LINE.TCR	B3ZS/HDB3 Transmit Control Register				
32h–3Eh	—	Unused				

Register Name: Register Description: Register Address: LINE.TCR B3ZS/HDB3 Transmit Control Register n x 80h + 30h

Bit #	15	14	13	12	11	10	9	8
Name		—					—	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name				TZSD	EXZI	BPVI	TSEI	MEIMS
Default	0	0	0	0	0	0	0	0

### Bit 4: Transmit Zero Suppression Encoding Disable (TZSD)

- 0 = zero suppression (B3ZS or HDB3) encoding is enabled
- 1 = zero suppression (B3ZS or HDB3) encoding is disabled, and only AMI encoding is performed

#### Bit 3: Excessive Zero Insert Enable (EXZI). See Section 9.2.3.

- 0 = excessive zero event (EXZ) insertion is disabled
- 1 = excessive zero event insertion is enabled

### Bit 2: BiPolar Violation Insert Enable (BPVI). See Section 9.2.3.

- 0 = bipolar violation (BPV) insertion is disabled
- 1 = bipolar violation insertion is enabled.

**Bit 1: Transmit Single Error Insert (TSEI).** When LINE.TCR:MEIMS = 0, this bit is used to insert errors of the type(s) specified by EXZI and BPVI in the transmit data stream. A 0 to 1 transition causes a single error to be inserted. For a second error to be inserted, this bit must be set to 0, and then back to 1. **Note:** If LINE.TCR:MEIMS is low, and this bit transitions more than once between error insertion opportunities, only one error is inserted. See Section 9.7.5.

**Bit 0: Manual Error Insert Mode Select (MEIMS).** This bit specifies the source of the error insertion signal for the transmit encoder/decoder block. **Note:** If TMEI or TSEI is one, changing the state of this bit may cause an error to be inserted. See Section 9.7.5.

- 0 = Block-level error insertion using the LINE.TCR:TSEI control bit
- 1 = Port-level or global-level error insertion as specified by PORT.CR1:MEIMS

## 10.7 B3ZS/HDB3 Decoder Registers

## Table 10-7. B3ZS/HDB3 Decoder Register Map

ADDRESS OFFSET	REGISTER	DESCRIPTION				
40h	LINE.RCR	B3ZS/HDB3 Receive Control Register				
42h	—	Unused				
44h	LINE.RSR	B3ZS/HDB3 Receive Status Register				
46h	LINE.RSRL	B3ZS/HDB3 Receive Status Register Latched				
48h	LINE.RSRIE	B3ZS/HDB3 Receive Status Register Interrupt Enable				
4Ah	—	Unused				
4Ch	LINE.RBPVCR	B3ZS/HDB3 Receive Bipolar Violation Count Register				
4Eh	LINE.REXZCR	B3ZS/HDB3 Receive Excessive Zero Count Register				

Register I Register A	Description:	В	3ZS/HDB3 Ro x 80h + 40h	eceive Contr	ol Register	ster				
Bit #	15	14	13	12	11	10	9	8		
Name	_									
Default	0	0	0	0	0	0	0	0		
Bit #	7	6	5	4	3	2	1	0		
Name	_	_	_	—	E3CVE	REZSF	RDZSF	RZSD		
Default	0	0	0	0	0	0	0	0		

LINE RCR

**Bit 3: E3 Code Violation Enable (E3CVE).** In E3 mode (PORT.CR2:LM[1:0] = 01) this bit specifies whether the LINE.RBPVCR register counts bipolar violations or E3 coding violations. **Note:** E3 line coding violations are defined in ITU O.161 as consecutive bipolar violations of the same polarity. This bit is ignored in B3ZS mode. See Section 9.3.6.2.

0 = bipolar violations.

Register Name

1 = E3 line coding violations

**Bit 2: Receive BPV Error Detection Zero Suppression Code Format (REZSF).** When REZSF = 0, BPV error detection detects a B3ZS signature if a zero is followed by a bipolar violation (BPV), and an HDB3 signature if two zeros are followed by a BPV. When REZSF = 1, BPV error detection detects a B3ZS signature if a zero is followed by a BPV that has the opposite polarity of the BPV in the previous B3ZS signature, and an HDB3 signature if two zeros are followed by a BPV that has the opposite polarity of the BPV in the previous HDB3 signature. **Note:** Immediately after a reset (RST or DPRST bit high), this bit is ignored. The first B3ZS signature is defined as a zero followed by a BPV, and the first HDB3 signature is defined as two zeros followed by a BPV. All subsequent B3ZS/HDB3 signatures are determined by the setting of this bit. **Note:** The default setting (REZSF = 0) conforms to ITU 0.162. The default setting may falsely ignore actual BPVs that are not codewords. It is recommended that REZSF be set to one for most applications. This setting is more robust to accurately detect codewords. See Section 9.3.6.2.

**Bit 1: Receive Zero Suppression Decoding Zero Suppression Code Format (RDZSF).** When RDZSF = 0, zero suppression decoding detects a B3ZS signature if a zero is followed by a bipolar violation (BPV), and an HDB3 signature if two zeros are followed by a BPV. When RDZSF = 1, zero suppression decoding detects a B3ZS signature if a zero is followed by a BPV that has the opposite polarity of the BPV in the previous B3ZS signature, and an HDB3 signature if two zeros are followed by a BPV that has the opposite polarity of the BPV in the previous HDB3 signature. Note: Immediately after a reset (RST or DPRST bit high), this bit is ignored. The first B3ZS signature is defined as a zero followed by a BPV, and the first HDB3 signature is defined as two zeros followed by a BPV. All subsequent B3ZS/HDB3 signatures are determined by the setting of this bit. *Note:* The default setting (RDZSF = 0) may falsely decode actual BPVs that are not codewords. It is recommended that RDZSF be set to one for most applications. This setting is more robust to accurately detect codewords. See Section 9.3.6.2.

#### Bit 0: Receive Zero Suppression Decoding Disable (RZSD)

- 0 = zero suppression (B3ZS or HDB3) decoding is enabled
- 1 = zero suppression (B3ZS or HDB3) decoding is disabled, and only AMI decoding is performed

Register Name: Register Description: Register Address: LINE.RSR B3ZS/HDB3 Receive Status Register n x 80h + 44h

Bit #	15	14	13	12	11	10	9	8
Name Default	—	—	—	—	—	—	—	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name			—	_	EXZC		BPVC	LOS
Default	0	0	0	0	0	0	0	0
	-	1 -	1		<u>,</u>	,	-	-

### Bit 3: Excessive Zero Count (EXZC). See Section 9.3.6.

0 = the excessive zero count is zero

1 = the excessive zero count is one or more

### Bit 1: Bipolar Violation Count (BPVC). See Section 9.3.6.

0 = the bipolar violation count is zero

1 = the bipolar violation count is one or more

#### Bit 0: Loss of Signal (LOS). See Section 9.3.5.

0 = the receive line interface is not in an LOS condition

1 = the receive line interface is in an LOS condition

Register Name:	LINE.RSRL
Register Description:	B3ZS/HDB3 Receive Status Register Latched
Register Address:	n x 80h + 46h

Bit #	15	14	13	12	11	10	9	8
Name								—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name	_	_	ZSCDL	EXZL	EXZCL	BPVL	BPVCL	LOSL
Default	0	0	0	0	0	0	0	0

**Bit 5: Zero Suppression Code Detect Latched (ZSCDL).** This bit is set when a B3ZS or HDB3 signature is detected. When set, this bit causes an interrupt if interrupt enables LINE.RSRIE:ZSCDIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set. See Section 9.3.6.

**Bit 4: Excessive Zero Latched (EXZL).** This bit is set when an excessive zero event is detected on the incoming bipolar data stream. When set, this bit causes an interrupt if interrupt enables LINE.RSRIE:EXZIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set. See Section 9.3.6.

**Bit 3: Excessive Zero Count Latched (EXZCL).** This bit is set when LINE.RSR:EXZC transitions from zero to one. When set, this bit causes an interrupt if interrupt enables LINE.RSRIE:EXZCIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set. See Section 9.3.6.

**Bit 2: Bipolar Violation Latched (BPVL).** This bit is set when a bipolar violation (or E3 LCV if enabled) is detected on the incoming bipolar data stream. When set, this bit causes an interrupt if interrupt enables LINE.RSRIE:BPVIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PNISRIE are all set. See Section 9.3.6.

**Bit 1: Bipolar Violation Count Latched (BPVCL).** This bit is set when LINE.RSR:BPVC transitions from zero to one. When set, this bit causes an interrupt if interrupt enables LINE.RSRIE:BPVCIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set. See Section 9.3.6.

**Bit 0: Loss of Signal Change Latched (LOSL).** This bit is set when LINE.RSR:LOS changes state. When set, this bit causes an interrupt if interrupt enables LINE.RSRIE:LOSIE, PORT.ISRIE:LDSRIE and GLOBAL.ISRIE:PnISRIE are all set. See Section 9.3.5.

Register Description:B3ZS/HDB3 Receive Status Register Interrupt EnableRegister Address:n x 80h + 48h								
Bit #	15	14	13	12	11	10	9	8
Name			—	_	_	_	_	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name		—	ZSCDIE	EXZIE	EXZCIE	BPVIE	BPVCIE	LOSIE
Default	0	0	0	0	0	0	0	0

LINE.RSRIE

Bit 5: Zero Suppression Code Detect Interrupt Enable (ZSCDIE). This bit is the interrupt enable for the LINE.RSRL:ZSCDL status bit.

0 = mask the interrupt

**Register Name:** 

1 = enable the interrupt

Bit 4: Excessive Zero Interrupt Enable (EXZIE). This bit is the interrupt enable for the LINE.RSRL:EXZL status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 3: Excessive Zero Count Interrupt Enable (EXZCIE). This bit is the interrupt enable for the LINE.RSRL:EXZCL status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 2: Bipolar Violation Interrupt Enable (BPVIE). This bit is the interrupt enable for the LINE.RSRL:BPVL status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 1: Bipolar Violation Count Interrupt Enable (BPVCIE). This bit is the interrupt enable for the LINE.RSRL:BPVCL status bit.

0 = mask the interrupt

1 = enable the interrupt

#### Bit 0: Loss of Signal Interrupt Enable (LOSIE). This bit is the interrupt enable for the LINE.RSRL:LOSL status bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

Register N Register D Register A	escription:	B	LINE.RBPVCR B3ZS/HDB3 Receive Bipolar Violation Count Register n x 80h + 4Ch							
Bit #	15	14	13	12	11	10	9	8		
Name				BPV	15:8]					
Default	0	0	0	0	0	0	0	0		
-										
Bit #	7	6	5	4	3	2	1	0		
Name				<u>BPV</u>	[7:0]					
Default	0	0	0	0	0	0	0	0		

Bits 15 to 0: Bipolar Violation Count (BPV[15:0]). These 16 bits indicate the number of bipolar violations detected on the incoming bipolar data stream. See Section 9.3.6.

Register N Register D Register A	Description:	B	LINE.REXZCR B3ZS/HDB3 Receive Excessive Zero Count Register n x 80h + 4Eh							
Bit #	15	14	13	12	11	10	9	8		
Name				EXZ	15:8]					
Default	0	0	0	0	0	0	0	0		
	_		_							
Bit #	/	6	5	4	3	2	1	0		
Name				EXZ	[7:0]					
Default	0	0	0	0	0	0	0	0		

Bits 15 to 0: Excessive Zero Count (EXZ[15:0]). These 16 bits indicate the number of excessive zero conditions detected on the incoming bipolar data stream. See Section 9.3.6.

## 10.8 BERT Registers

## Table 10-8. BERT Register Map

ADDRESS OFFSET	REGISTER	DESCRIPTION
50h	BERT.CR	BERT Control Register
52h	BERT.PCR	BERT Pattern Configuration Register
54h	BERT.SPR1	BERT Seed/Pattern Register 1
56h	BERT.SPR2	BERT Seed/Pattern Register 2
58h	BERT.TEICR	BERT Transmit Error Insertion Control Register
5Ah	—	Unused
5Ch	BERT.SR	BERT Status Register
5Eh	BERT.SRL	BERT Status Register Latched
60h	BERT.SRIE	BERT Status Register Interrupt Enable
62h	_	Unused
64h	BERT.RBECR1	BERT Receive Bit Error Count Register 1
66h	BERT.RBECR2	BERT Receive Bit Error Count Register 2
68h	BERT.RBCR1	BERT Receive Bit Count Register 1
6Ah	BERT.RBCR2	BERT Receive Bit Count Register 2
6Ch	_	Unused
6Eh		Unused

Register Name: Register Description: Register Address: BERT.CR BERT Control Register n x 80h + 50h

Bit #	15	14	13	12	11	10	9	8
Name	_		_	_	_	_	_	—
Default	0	0	0	0	0	0	0	0
	•					•		
Bit #	7	6	5	4	3	2	1	0
Name	PMUM	LPMU	RNPL	RPIC	MPR	APRD	TNPL	TPIC
Default	0	0	0	0	0	0	0	0

**Bit 7: Performance Monitoring Update Mode (PMUM).** This bit specifies the source of the performance monitoring update signal for the BERT block. See Section 9.7.4. **Note:** If RPMU or LPMU is one, changing the state of this bit may cause a performance monitoring update to occur.

0 = Block-level update via BERT.CR:LPMU

1 = Port-level or global update as specified by PORT.CR1:PMUM

**Bit 6: Local Performance Monitoring Update (LPMU).** When BERT.CR:PMUM = 0, this bit updates the performance monitoring registers in the BERT block. When this bit transitions from low to high, the BERT.RBECR and BERT.RBCR registers are updated with the latest counter values and the counters are reset. This bit should remain high until the performance monitor update status bit (BERT.SR:PMS) goes high, and then it should be brought back low, which clears the PMS status bit. If a counter increment occurs at the exact same time as the counter reset, the counter is loaded with a value of one, and the "counter is non-zero" latched status bit is set. See Section 9.7.4.

**Bit 5: Receive New Pattern Load (RNPL).** A zero to one transition of this bit causes the programmed test pattern (QRSS, PTS, PLF[4:0], PTF[4:0] in the BERT.PCR register, and BSP[31:0] in the BERT.SPR registers) to be loaded into the receive pattern generator. This bit must be changed to zero and back to one for another pattern to be loaded. Loading a new pattern forces the receive pattern generator out of the "Sync" state which causes a resynchronization to be initiated. **Note:** The test pattern fields mentioned above must not change for four RCLK cycles after this bit transitions from 0 to 1. See Section 9.5.1.

Bit 4: Receive Pattern Inversion Control (RPIC). See Section 9.5.1.

- 0 = do not invert the incoming data stream
- 1 = invert the incoming data stream

**Bit 3: Manual Pattern Resynchronization (MPR).** A zero to one transition of this bit causes the receive pattern generator to resynchronize to the incoming pattern. This bit must be changed to zero and back to one for another resynchronization to be initiated. **Note:** A manual resynchronization forces the pattern detector out of the "Sync" state. See Section 9.5.2.

**Bit 2: Automatic Pattern Resynchronization Disable (APRD).** When APRD = 0, the receive pattern generator automatically resynchronizes to the incoming pattern if six or more times during the current 64-bit window the incoming data stream bit and the receive pattern generator output bit did not match. When APRD = 1, the receive pattern generator does not automatically resynchronize to the incoming pattern. Note: Automatic synchronization is prevented by not allowing the receive pattern generator to automatically exit the "Sync" state. See Section 9.5.2.

**Bit 1: Transmit New Pattern Load (TNPL).** A zero to one transition of this bit causes the programmed test pattern (QRSS, PTS, PLF[4:0], PTF[4:0] in the BERT.PCR register, and BSP[31:0] in the BERT.SPR registers) to be loaded into the transmit pattern generator. This bit must be changed to zero and back to one for another pattern to be loaded. **Note:** The test pattern fields mentioned above must not change for four TCLK cycles after this bit transitions from 0 to 1. See Section 9.5.1.

Bit 0: Transmit Pattern Inversion Control (TPIC). See Section 9.5.1.

- 0 = do not invert the outgoing data stream
- 1 = invert the outgoing data stream

Register Name: Register Description: Register Address: BERT.PCR BERT Pattern Configuration Register n x 80h + 52h

Bit #	15	14	13	12	11	10	9	8
Name	_	—	_			PTF[4:0]		
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Bit # Name Default	—	QRSS	PTS			PLF[4:0]		
Default	0	0	0	0	0	0	0	0

**Bits 12 to 8: Pattern Tap Feedback (PTF[4:0]).** These five bits control the PRBS "tap" feedback of the pattern generator. The "tap" feedback is from bit y of the pattern generator (y = PTF[4:0] + 1). These bits are ignored when the BERT block is programmed for a repetitive pattern (PTS = 1). For a PRBS signal, the feedback is an XOR of bit n and bit y. See Section 9.5.1.

Bit 6: QRSS Enable (QRSS). See Section 9.5.1.

- 0 = Disabled: the pattern generator configuration is controlled by PTS, PLF[4:0], PTF[4:0], and BSP[31:0]
- 1 = Enabled: the pattern generator configuration is forced to a PRBS pattern with a generating polynomial of  $x^{20} + x^{17} + 1$ , and the output of the pattern generator is forced to one if the next 14 output bits are all zero.

Bit 5: Pattern Type Select (PTS). See Section 9.5.1.

- 0 = PRBS pattern
- 1 = repetitive pattern.

**Bits 4 to 0: Pattern Length Feedback (PLF[4:0]).** This field controls the "length" feedback of the pattern generator. The "length" feedback is from bit n of the pattern generator (n = PLF[4:0] + 1). For a PRBS signal, the feedback is an XOR of bit n and bit y. For a repetitive pattern the feedback is bit n. See Section 9.5.1.

# PRELIMINARY DS32501/DS32502/DS32503/DS32504

Register N Register D Register A	Description:	BI	ERT.SPR1 ERT Seed/Pa x 80h + 54h	attern Regist	er 1			
Bit #	15	14	13	12	11	10	9	8
Name				BSP	[15:8]			
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name				BSF	P[7:0]			
Default	0	0	0	0	0	0	0	0
Register Name:BERT.SPR2Register Description:BERT Seed/Pattern Register 2Register Address:n x 80h + 56h								
Bit #	15	14	13	12	11	10	9	8
Name				BSP[	31:24]			
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name	1			DODE	00.461			
Default	0	0	0		23:16] 0	0	0	0

**BERT Seed/Pattern (BSP[31:0]).** This 32-bit field is the programmable seed for a transmit PRBS pattern, or the programmable pattern for a transmit or receive repetitive pattern. BSP[31] is the first bit output on the transmit side for a 32-bit repetitive pattern or 32-bit PRBS. BSP[31] is the first bit input on the receive side for a 32-bit repetitive pattern. See Section 9.5.1.

Register Description: **BERT Transmit Error Insertion Control Register Register Address:** n x 80h + 58h Bit # 15 14 13 12 11 10 9 8 Name 0 Default 0 0 0 0 0 0 0 Bit # 7 6 5 3 2 1 0 4 Name TEIR[2:0] BEI TSE MEIMS Default 0 0 0 0 0 0 0 0

**Bits 5 to 3: Transmit Error Insertion Rate (TEIR[2:0]).** This field indicates the rate at which errors are automatically inserted in the output data stream. One out of every 10n bits is inverted, where n = TEIR[2:0]. A value of 0 disables error insertion. A value of 1 results in every 10th bit being inverted. A value of 2 result in every 100th bit being inverted. Error insertion starts when this field is written with a non-zero value. If this field is written during an error insertion, the new error rate is used after the next error is inserted. See Section 9.5.3.1.

#### Bit 2: Bit Error Insertion Enable (BEI). See Section 9.5.3.1.

0 = single-bit error insertion is disabled

Register Name:

1 = single-bit error insertion is enabled

**Bit 1: Transmit Single Error Insert (TSEI).** When BERT.TEICR:MEIMS = 0 and BEI = 1, this bit is used to insert singlebit errors in the outgoing BERT data stream. A 0 to 1 transition causes a single bit error to be inserted. For a second bit error to be inserted, this bit must be set to 0, and back to 1. Note: If MEIMS is low, and this bit transitions more than once between error insertion opportunities, only one error is inserted. See Section 9.7.5.

**Bit 0: Manual Error Insert Mode Select (MEIMS)**. This bit specifies the source of the error insertion signal for the BERT block. **Note:** If TMEI or TSEI is one, changing the state of this bit may cause a bit error to be inserted. See Section 9.7.5.

0 = error insertion is initiated by the BERT.TEICR:TSEI register bit

BERT.TEICR

1 = error insertion is initiated by the transmit manual error insertion signal (TMEI) specified by the PORT.CR1:MEIMS register bit

Register Name:	BERT.SR
Register Description:	BERT Status Register
Register Address:	n x 80h + 5Ch

Bit # Name Default	15	14	13	12	11	10	9	8
Name	_	—	_	_	_	_	_	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Bit # Name Default					PMS	_	BEC	<u>005</u>
Default	0	0	0	0	0	0	0	0

**Bit 3: Performance Monitoring Update Status (PMS).** This bit is set when the performance monitoring registers (BERT.RBCR and BERT.RBECR) have been updated. PMS is asynchronously forced low when the BERT.CR:LPMU bit (BERT.CR:PMUM = 0) or RPMU signal (BERT.CR:PMUM = 1) goes low. See Section <u>9.7.4</u>.

0 = The associated update request signal is low or not all register updates are completed

1 = The requested performance register updates are all completed

#### Bit 1: Bit Error Count (BEC). See Section 9.5.1.

- 0 = the bit error count is zero
- 1 = the bit error count is one or more

#### Bit 0: Out Of Synchronization (OOS). See Section 9.5.1.

- 0 = the receive pattern generator is synchronized to the incoming pattern
- 1 = the receive pattern generator is not synchronized to the incoming pattern

Register Name:BERT.SRLRegister Description:BERT Status Register LatchedRegister Address:n x 80h + 5Eh								
Bit #	15	14	13	12	11	10	9	8
Name	_		_	_			_	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name	_		_	_	PMSL	BEL	BECL	OOSL
Default	0	0	0	0	0	0	0	0

**Bit 3: Performance Monitoring Update Status Latched (PMSL).** This bit is set when the BERT.SR:PMS bit transitions from 0 to 1. When set, this bit causes an interrupt if interrupt enables BERT.SRIE:PMSIE, PORT.ISRIE:BSRIE and GLOBAL.ISRIE:PnISRIE are all set.

Bit 2: Bit Error Latched (BEL). This bit is set when a bit error is detected in the received pattern. When set, this bit causes an interrupt if interrupt enables BERT.SRIE:BEIE, PORT.ISRIE:BSRIE and GLOBAL.ISRIE:PNISRIE are all set.

**Bit 1: Bit Error Count Latched (BECL).** This bit is set when the BERT.SR:BEC bit transitions from 0 to 1. When set, this bit causes an interrupt if interrupt enables BERT.SRIE:BECIE, PORT.ISRIE:BSRIE and GLOBAL.ISRIE:PNISRIE are all set.

Bit 0: Out Of Synchronization Latched (OOSL). This bit is set when the BERT.SR:OOS bit changes state. When set, this bit causes an interrupt if interrupt enables BERT.SRIE:OOSIE, PORT.ISRIE:BSRIE and GLOBAL.ISRIE:PnISRIE are all set.

Register Name: Register Description: Register Address: BERT.SRIE BERT Status Register Interrupt Enable n x 80h + 60h

Bit #	15	14	13	12	11	10	9	8
Name	_	_		—	_		_	—
Default	0	0	0	0	0	0	0	0
Bit #	7	6	5	4	3	2	1	0
Name			—		PMSIE	BEIE	BECIE	OOSIE
Default	0	0	0	0	0	0	0	0

Bit 3: Performance Monitoring Update Status Interrupt Enable (PMSIE). This bit is the interrupt enable for the BERT.SRL:PMSL status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 2: Bit Error Interrupt Enable (BEIE). This bit is the interrupt enable for the BERT.SRL:BEL status bit.

0 = mask the interrupt

1 = enable the interrupt

Bit 1: Bit Error Count Interrupt Enable (BECIE). This bit is the interrupt enable for the BERT.SRL:BECL status bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

Bit 0: Out Of Synchronization Interrupt Enable (OOSIE). This bit is the interrupt enable for the BERT.SRL:OOSL status bit.

- 0 = mask the interrupt
- 1 = enable the interrupt

Register N Register D Register A	Description:	BE	BERT.RBECR1 BERT Receive Bit Error Count Register 1 n x 80h + 64h							
Bit #	15	14	13	12	11	10	9	8		
Name				<u>BEC</u>	<u>[15:8]</u>					
Default	0	0	0	0	0	0	0	0		
Bit #	7	6	5	4	3	2	1	0		
Name				BEC	[7:0]					
Default	0	0	0	0	0	0	0	0		
Register N Register D Register A	Description:	B	ERT.RBECR2 ERT Receive x 80h + 66h		ount Register	r 2				
Bit #	15	14	13	12	11	10	9	8		
Name	_		_	_	_	_	_	_		
Default	0	0	0	0	0	0	0	0		
Bit # Name	7	6	5	4 BEC[2	<u>3</u> 23:16]	2	1	0		
Default	0	0	0	0	0	0	0	0		

**Bit Error Count (BEC[23:0]).** This field is the holding register for an internal BERT bit error counter that tracks the number of bit errors detected in the incoming data stream since the last performance monitoring update. The internal counter stops incrementing when it reaches a count of FF FFFFh and does not increment when an OOS condition exists. This register is updated when a performance monitoring update is performed. See Section 9.7.4. The source for the performance monitoring update signal is specified by the BERT.CR:PMUM bit.

Register N Register D Register A	escription:	BE	BERT.RBCR1 BERT Receive Bit Count Register 1 n x 80h + 68h								
Bit #	15	14	13	12	11	10	9	8			
Name				<u>BC[</u>	<u> 15:8]</u>						
Default	0	0	0	0	0	0	0	0			
Bit #	7	6	5	4	3	2	1	0			
Name				BC	[ <u>7:0]</u>						
Default	0	0	0	0	0	0	0	0			
Register N Register D Register A	escription:	B	ERT.RBCR2 ERT Receive x 80h + 6Ah	Bit Count R	egister 2						
Bit #	15	14	13	12	11	10	9	8			
Name				<u>BC[3</u>	<u>31:24]</u>			-			
Default	0	0	0	0	0	0	0	0			
Bit # Name	7	6	5	4 BCI2	<u>3</u> 23:16]	2	1	0			
Default	0	0	0	0	0	0	0	0			

**Bit Count (BC[31:0]).** This field is the holding register for an internal BERT bit counter that tracks the total number of bit received in the incoming data stream since the last performance monitoring update. The internal counter stops incrementing when it reaches a count of FFFF FFFFh and does not increment when an OOS condition exists. This register is updated when a performance monitoring update is performed. See Section 9.7.4. The source for the performance monitoring update signal is specified by the BERT.CR:PMUM bit.

## 11. JTAG INFORMATION

The DS3250x LIUs support the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. The devices contain the following items, which meet the requirements set by the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture:

Test Access Port (TAP) TAP Controller Instruction Register Bypass Register Boundary Scan Register Device Identification Register

The TAP has the necessary interface pins, namely JTCLK, JTRST, JTDI, JTDO, and JTMS. Details on these pins can be found in Table 8-9. Details about the boundary scan architecture and the TAP can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

IEEE 1149.1 requires a minimum of two test registers—the bypass register and the boundary scan register. The bypass register is a 1-bit shift register used with the BYPASS, CLAMP, and HIGHZ instructions to provide a short path between JTDI and JTDO. The boundary scan register contains a shift register path and a latched parallel output for control cells and digital I/O cells. DS3250x BSDL files are available at: www.maxim-ic.com/TechSupport/telecom/bsdl.htm.

An optional test register, the identification register, has also been included in the device design. The identification register contains a 32-bit shift register and a 32-bit latched parallel output. Table 11-1 shows the identification register contents for the DS32501, DS32502, DS32503, and DS32504 devices.

PART	REVISION	DEVICE CODE	MANUFACTURER CODE	REQUIRED
DS32501	Consult factory	0000 0000 0111 1011	00010100001	1
DS32502	Consult factory	0000 0000 0111 1100	00010100001	1
DS32503	Consult factory	0000 0000 0111 1101	00010100001	1
DS32504	Consult factory	0000 0000 0111 1110	00010100001	1

### Table 11-1. JTAG ID Code

## 12. ELECTRICAL CHARACTERISTICS

## **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Input or Output Lead with Respect to V <sub>ss</sub>	0.3V to +5.5V
Supply Voltage Range (V <sub>DD33</sub> ) with Respect to V <sub>SS</sub>	-0.3V to +3.63V
Supply Voltage Range (V <sub>DD18</sub> ) with Respect to V <sub>SS</sub>	0.1V to +1.98V
Ambient Operating Temperature Range*	40°C to +85°C
Junction Operating Temperature Range	40°C to +125°C
Storage Temperature Range	
Soldering Temperature	See IPC/JEDEC J-STD-020 Specification

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

\*Ambient operating temperature range when device is mounted on a four-layer JEDEC test board with no airflow.

Note: The typical values listed in the following tables and operations at -40°C operation are not production tested, but are guaranteed by design.

## Table 12-1. Recommended DC Operating Conditions

### $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Supply Voltage	VDD18		1.62	1.8	1.98	V
	VDD33		3.135	3.300	3.465	v
Analog Supply Voltage	AVDD	CVDD, JVDD, RVDD, and TVDD	1.71	1.80	1.89	V
Logic 1, All Other Input Pins	V <sub>IH</sub>		2.0		3.6	V
Logic 0, All Other Input Pins	V <sub>IL</sub>		-0.3		+0.8	V

### Table 12-2. DC Characteristics

### (VDD18 = $1.8V \pm 10\%$ , VDD33 = $3.3V \pm 5\%$ , AVDD = $1.8V \pm 5\%$ , T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		DS32501		58 70		
Supply Current V/DD19 (Nates 1, 2)		DS32502		96	120	
Supply Current, VDD18 (Notes 1, 2)	I <sub>DD18</sub>	DS32503		134	170	mA
		DS32504		172	220	
		DS32501		15	32	
Supply Current, VDD33 (Notes 1, 2)		DS32502		30	55	mA
Supply Current, VDD33 (Notes 1, 2)	I <sub>DD33</sub>	DS32503		45	80	ШA
		DS32504		60	110	
		DS32501		45	50	
Supply Current, Transmitters Disabled	I=====	DS32502		70	80	mA
(All TOE = 0), VDD18 (Notes 2, 3)	IDDTTS18	DS32503		95	110	
		DS32504		120	140	
		DS32501		15	32	mA
Supply Current, Transmitters Disabled	I <sub>DDTTS33</sub>	DS32502		30	55	
(All TOE = 0), VDD33 (Notes 2, 3)		DS32503		45	80	
		DS32504		60	110	
Supply Current, Power-Down		DS32501,				
(All TPD = RPD = 1), VDD18	I <sub>DDPD18</sub>	DS32502,		16	20	mA
(Notes 2, 3, 4)	·DDPD16	DS32503,				
(		DS32504				
Supply Current, Power-Down		DS32501,				
(All TPD = RPD = 1), VDD33	I <sub>DDPD33</sub>	DS32502,		5.3	10	mA
(Notes 2, 3, 4)	001 000	DS32503,			-	
	<u> </u>	DS32504		-	4.0	
Lead Capacitance	C <sub>IO</sub>			7	10	рF
Input Leakage, All Other Input Pins	۱ <sub>IL</sub>	(Note 5)	-300		+10	μA
Output Leakage (when High-Z)	I <sub>LO</sub>	(Note 5)	-50		+10	μA
Output Voltage ( $I_0 = -4.0$ mA)	V <sub>OH</sub>		2.4		$V_{DD33}$	V
Output Voltage (I <sub>o</sub> = +4.0mA)	V <sub>OL</sub>		0		0.4	V

Note 1: TCLKn = CLKC = 51.84MHz; LMn[1:0] = 10 (STS-1 mode); TXPn/TXNn driving all ones into 75Ω resistive loads; analog loopback enabled; all other inputs at VDD33 or grounded; all other outputs open.

Note 2: Design targets. Actual values will be listed after device characterization.

**Note 3:** TCLKn = CLKC = 51.84MHz; other inputs at VDD33 or grounded; digital outputs left open circuited.

Note 4: IFSEL  $\neq$  0, CLAD[6:0] = 0000000 (disabled), G1SRS[3:0] = 0000 (disable),  $\overline{CS}$  = 1 (inactive).

Note 5:  $0V < V_{IN} < VDD18$  for all other digital inputs.

## Table 12-3. Framer Interface Timing

(VDD18 =  $1.8V\pm10\%$ , VDD33 =  $3.3V\pm5\%$ , AVDD =  $1.8V\pm5\%$ , T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C.) (See Figure 12-1 and Figure 12-2.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		(Notes 1, 2)		22.4		
RCLK/TCLK Clock Period	t1	(Notes 2, 3)		29.1		ns
		(Notes 2, 4)		19.3		
RCLK Duty Cycle	t2/t, t3/t1	(Notes 5, 6)	45	50	55	%
TCLK Duty Cycle	t2/t, t3/t1	(Note 6)	30		70	%
LIU Reference Clock Duty Cycle	t2/t, t3/t1	(Notes 6, 7)	30		70	%
TPOS/TDAT, TNEG to TCLK Setup Time	t4	(Notes 6, 8)	3			ns
TPOS/TDAT, TNEG Hold Time	t5	(Notes 6, 8)	1			ns
RCLK to RPOS/RDAT, RNEG/RLCV Value Change	t6	(Notes 5, 6, 9)	1		7	ns
RCLK Rise and Fall Time	t7	(Notes 6, 10)		1	2	ns
TCLK Rise and Fall Time	t8	(Notes 5, 11)			2	ns

Note 1: DS3 mode.

**Note 2:** 78MHz is the maximum instantaneous frequency for a gapped clock. The maximum average frequency is 45.094MHz for DS3, 34.643MHz for E3, and 52.255MHz for STS-1.

Note 3: E3 mode.

Note 4: STS-1 mode.

**Note 5:** Outputs loaded with 25pF, measured at 50% threshold.

**Note 6:** Not tested during production test.

Note 7: The LIU reference clock must be a ±20ppm low-jitter clock. See Section 9.7.1 for more information on reference clocks.

**Note 8:** When TCLKI = 0, TPOS/TDAT and TNEG are sampled on the rising edge of TCLK. When TCLKI = 1, TPOS/TDAT and TNEG are sampled on the falling edge of TCLK.

**Note 9:** When RCLKI = 0, RPOS/RDAT and RNEG/RLCV are updated on the falling edge of RCLK. When RCLKI = 1, RPOS/RDAT and RNEG/RLCV are updated on the rising edge of RCLK.

Note 10: Outputs loaded with 25pF, measured between  $V_{OL(MAX)}$  and  $V_{OH(MIN)}$ .

Note 11: Measured between  $V_{IL(MAX)}$  and  $V_{IH(MIN)}$ .







Figure 12-2. Receiver Framer Interface Timing Diagram



### Table 12-4. Receiver Input Characteristics—DS3 and STS-1 Modes

(VDD18 =  $1.8V \pm 10\%$ , VDD33 =  $3.3V \pm 5\%$ , AVDD =  $1.8V \pm 5\%$ , T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C.)

PARAMETER	MIN	TYP	MAX	UNITS
Receive Sensitivity (Length of Cable)		1500		ft
Signal-to-Noise Ratio, Interfering Signal Test (Notes 1, 2)		10		
Input Pulse Amplitude, RMON = 0 (Notes 2, 3)			1000	mVpk
Input Pulse Amplitude, RMON = 1 (Note 2, 3)			200	mVpk
Analog LOS Declare, RMON = 0 (Note 4)		-23	-25	dB
Analog LOS Clear, RMON = 0 (Note 4)	-20	-22		dB
Analog LOS Declare, RMON = 1 (Note 4)		-37	-39	dB
Analog LOS Clear, RMON = 1 (Note 4)	-34	-36		dB
Intrinsic Jitter Generation (Note 2)		0.02		UI <sub>P-P</sub>

Note 1: An interfering signal (2<sup>15</sup> - 1 PRBS, B3ZS encoded, compliant waveshape, nominal bit rate) is added to the input signal. The combined signal is passed through 0 to 900 feet of coaxial cable and presented to the DS3250x receiver. This spec indicates the lowest signal-to-noise ratio that results in a bit error ratio ≤10<sup>-9</sup>.

Note 2: Not tested during production test.

**Note 3:** Measured on the line side (i.e., the BNC connector side) of the 1:1 receive transformer (see Figure 3-2). During measurement, incoming data traffic is unframed 2<sup>15</sup> - 1 PRBS.

**Note 4:** With respect to nominal 800mVpk signal.

### Table 12-5. Receiver Input Characteristics—E3 Mode

(VDD18 = 1.8V ±10%, VDD33 = 3.3V ±5%, AVDD = 1.8V ±5%, T<sub>A</sub> = -40°C to +85°C.)

PARAMETER	MIN	ТҮР	MAX	UNITS
Receive Sensitivity (Length of Cable)		2000		ft
Signal-to-Noise Ratio, Interfering Signal Test (Notes 1, 2)		12		
Input Pulse Amplitude, RMON = 0 (Notes 2, 3)			1300	mVpk
Input Pulse Amplitude, RMON = 1 (Notes 2, 3)			260	mVpk
Analog LOS Declare, RMON = 0 (Note 4)			-25	dB
Analog LOS Clear, RMON = 0 (Note 4)	-20			dB
Analog LOS Declare, RMON = 1 (Note 4)			-39	dB
Analog LOS Clear, RMON = 1 (Note 4)	-34			dB
Intrinsic Jitter Generation (Note 2)		0.03		$UI_{P}$

Note 1: An interfering signal (2<sup>23</sup> - 1 PRBS, B3ZS encoded, compliant waveshape, nominal bit rate) is added to the input signal. The combined signal is passed through 0 to 900 feet of coaxial cable and presented to the DS3250x receiver. This spec indicates the lowest signal-to-noise ratio that results in a bit error ratio ≤10<sup>-9</sup>.

Note 2: Not tested during production test.

**Note 3:** Measured on the line side (i.e., the BNC connector side) of the 1:1 receive transformer (see Figure 3-2). During measurement, incoming data traffic is unframed  $2^{23}$  - 1 PRBS.

Note 4: With respect to nominal 1000mVpk signal.

## Table 12-6. Transmitter Output Characteristics—DS3 and STS-1 Modes

(VDD18 = 1.8V ±10%, VDD33 = 3.3V ±5%, AVDD = 1.8V ±5%, T<sub>A</sub> = -40°C to +85°C.)

•				
PARAMETER	MIN	TYP	MAX	UNITS
DS3 Output Pulse Amplitude, TLBO = 0 (Note 1)	700	800	900	mVpk
DS3 Output Pulse Amplitude, TLBO = 1 (Note 1)	500	600	700	mVpk
STS-1 Output Pulse Amplitude, TLBO = 0 (Note 1)	700	800	900	mVpk
STS-1 Output Pulse Amplitude, TLBO = 1 (Note 1)	500	600	700	mVpk
Ratio of Positive and Negative Pulse-Peak Amplitudes	0.9	1.0	1.1	
DS3 Power Level at 22.368MHz (Note 2)	-1.8		+5.7	dBm
DS3 Power Level at 44.736MHz vs. Power Level at 22.368 MHz (Note 2)			-20	dB

Note 1: Measured on the line side (i.e., the BNC connector side) of the 1:1 transmit transformer (Figure 3-2).

Note 2: Unframed all-ones output signal, 3kHz bandwidth.

Note 3: Measured with a jitter-free clock applied to TCLK and a bandpass jitter filter with 10Hz and 800kHz cutoff frequencies.

**Note 4:** With  $\pm 5\%$  power supply.

## Table 12-7. Transmitter Output Characteristics—E3 Mode

(VDD18 = 1.8V ±10%, VDD33 = 3.3V ±5%, AVDD = 1.8V ±5%, T<sub>A</sub> = -40°C to +85°C.)

PARAMETER	MIN	ТҮР	MAX	UNITS
Output Pulse Amplitude (Note 1)	900	1000	1100	mVpk
Pulse Width (Note 1)		14.55		ns
Positive/Negative Pulse Amplitude Ratio (at Centers of Pulses) (Note 1)	0.95	1.00	1.05	
Positive/Negative Pulse Width Ratio (at Nominal Half Amplitude)	0.95	1.00	1.05	
Transmit Driver Monitor Minimum Threshold (V <sub>TXMIN</sub> )		880		mVpk
Transmit Driver Monitor Maximum Threshold (V <sub>TXMAX</sub> )		1120		mVpk

Note 1: Measured on the line side (i.e., the BNC connector side) of the 1:1 transmit transformer (Figure 3-2).

Note 2: Measured with a jitter-free clock applied to TCLK and a bandpass jitter filter with 10Hz and 800kHz cutoff frequencies.

**Note 3:** With  $\pm 5\%$  power supply.

## Table 12-8. Parallel CPU Interface Timing

(VDD18 =  $1.8V \pm 10\%$ , VDD33 =  $3.3V \pm 5\%$ , AVDD =  $1.8V \pm 5\%$ , T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C.) (See Figure 12-3, Figure 12-4, Figure 12-5, Figure 12-6, Figure 12-7, Figure 12-8, Figure 12-9, and Figure 12-10.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Setup Time for A[9:1] Valid to RD, WR, or DS Active (Notes 1, 2)	t1	0			ns
Setup Time for $\overline{CS}$ Active to $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Active	t2	0			ns
Delay Time from $\overline{RD}$ or $\overline{DS}$ Active to D[15:0] Valid Without ACK Handshake	t3a			65	ns
Delay Time from ACK Active to D[15:0] Valid	t3b			20	ns
Hold Time from $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Inactive to $\overline{CS}$ Inactive	t4	0			ns
Delay from $\overline{CS}$ , $\overline{RD}$ , or $\overline{DS}$ Inactive to D[15:0] Invalid (Note 3)	t5	2			ns
Wait Time from $\overline{WR}$ or $\overline{DS}$ Active to Latch D[15:0] Without ACK Handshake	t6a	65			ns
Wait Time from ACK Active to Latch D[15:0]	t6b	20			ns
D[15:0] Setup Time to $\overline{WR}$ or $\overline{DS}$ Inactive	t7	10			ns
D[15:0] Hold Time from WR or DS Inactive	t8	2			ns
A[9:1] Hold Time from $\overline{WR}$ , $\overline{RD}$ , or $\overline{DS}$ Inactive	t9a	5			ns
Delay from $\overline{WR}$ , $\overline{RD}$ , or $\overline{DS}$ Inactive to ALE Active	t9b	20			ns
RD, WR, or DS Inactive Time	t10	75			ns
Muxed Address Valid to ALE Inactive (Note 4)	t11	10			ns
Muxed Address Hold Time from ALE Inactive (Note 4)	t12	10			ns
ALE Pulse Width (Note 4)	t13	20			ns
Setup Time for ALE High or Muxed Address Valid to $\overline{\text{CS}}$ Active (Notes 4, 5, 6)	t14	0			ns
Delay from CS Inactive to D[15:0] Disable	t15			15	ns

Note 1: D[15:0] loaded with 50pF when tested as outputs.

Note 2: If a gapped clock is applied on TCLK and local loopback is enabled, read cycle time must be extended by the length of the largest TCLK gap.

Note 3: Not tested during production test.

Note 4: In nonmultiplexed bus applications (Figure 12-3 to Figure 12-6), ALE should be wired high. In multiplexed bus applications (Figure 12-7 to Figure 12-10), A[9:1] should be wired to D[15:0] and the falling edge of ALE latches the address.

Note 5: t14 starts at the occurrence of the rising edge of ALE or A[9:1] valid whichever occurs later.

Note 6: In order to avoid bus contention, during a read cycle A[9:1] should be disabled prior to RD or DS being active.







Figure 12-4. Parallel CPU Interface Intel Write Timing Diagram (Nonmultiplexed)









Figure 12-6. Parallel CPU Interface Motorola Write Timing Diagram (Nonmultiplexed)







Figure 12-7. Parallel CPU Interface Intel Read Timing Diagram (Multiplexed)

Figure 12-8. Parallel CPU Interface Intel Write Timing Diagram (Multiplexed)







Figure 12-9. Parallel CPU Interface Motorola Read Timing Diagram (Multiplexed)

Figure 12-10. Parallel CPU Interface Motorola Write Timing Diagram (Multiplexed)




## Table 12-9. SPI Interface Timing

(VDD18 = 1.8V ±10%, VDD33 = 3.3V ±5%, AVDD = 1.8V ±5%,  $T_A$  = -40°C to +85°C.) (See Figure 12-11.)

PARAMETER (Note 1)	SYMBOL	MIN	TYP	MAX	UNITS
SCLK Frequency	f <sub>BUS</sub>			10	MHz
SCLK Cycle Time	t <sub>CYC</sub>	100			ns
CS Setup to First SCLK Edge	t <sub>suc</sub>	15			ns
CS Hold Time After Last SCLK Edge	t <sub>HDC</sub>	15			ns
SCLK High Time	t <sub>CLKH</sub>	50			ns
SCLK Low Time	t <sub>CLKL</sub>	50			ns
SDI Data Setup Time	t <sub>sui</sub>	5			ns
SDI Data Hold Time	t <sub>HDI</sub>	15			ns
SDO Enable Time (High Impedance to Output Active)	t <sub>EN</sub>	0			ns
SDO Disable Time (Output Active to High Impedance)	t <sub>DIS</sub>			25	ns
SDO Data Valid Time	t <sub>DV</sub>			40	ns
SDO Data Hold Time After Update SCLK Edge	t <sub>HDO</sub>	5			ns

**Note 1:** All timing is specified with 100pF load on all SPI pins.

## Figure 12-11. SPI Interface Timing Diagram



## Table 12-10. JTAG Interface Timing


(VDD18 = 1.8V ±10%, VDD33 = 3.3V ±5%, AVDD = 1.8V ±5%, T<sub>A</sub> = -40°C to +85°C.) (See Figure 12-12.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
JTCLK Clock Period	t1		1000		ns
JTCLK Clock High/Low Time (Note 1)	t2/t3	50	500		ns
JTCLK to JTDI, JTMS Setup Time	t4	50			ns
JTCLK to JTDI, JTMS Hold Time	t5	50			ns
JTCLK to JTDO Delay	t6	2		50	ns
JTCLK to JTDO High-Impedance Delay (Note 2)	t7	2		50	ns
JTRST Width Low Time	t8	100			ns

Note 1: Clock can be stopped high or low.

**Note 2:** Not tested during production test.





## 13. PIN ASSIGNMENTS

# Table 13-1. Pin Assignments Sorted by Signal Name for DS32504 (Microprocessor Interface Mode)

SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL
A0	A4	GPIOA2	H3	RLOS4	J8	TOE2	J9
A1	B4	GPIOA3	C10	RNEG1	F10	TOE3	H7
A2	C4	GPIOA4	J5	RNEG2	H10	TOE4	K10
A3	F5	GPIOB1	G3	RNEG3	C11	TPOS1	F11
A4	A3	GPIOB2	G4	RNEG4	K12	TPOS2	H11
A5	G5	GPIOB3	D10	RPOS1	E11	TPOS3	C12
A6	B3	GPIOB4	M4	RPOS2	G11	TPOS4	K11
A7	E4	HIZ	J4	RPOS3	A12	TPVSS1	C2
A8	C3	IFSEL0	A2	RPOS4	J12	TPVSS2	H2
A9	D4	IFSEL1	A1	RST	M2	TPVSS3	B10
ALE	F8	IFSEL2	F4	RVDD1	E2	TPVSS4	L8
CLKA	K6	ĪNT	G8	RVDD2	K2	TVDD1	D2
CLKB	K5	JTCLK	K3	RVDD3	B8	TVDD2	J2
CLKC	M5	JTDI	L3	RVDD4	L10	TVDD3	B9
CLKD	L5	JTDO	K4	RVSS1	F2	TVDD4	L9
CS	F9	JTMS	L4	RVSS2	L2	TVSS1	D3
CVDD	L6	JTRST	M3	RVSS3	B7	TVSS2	J3
CVDD	M6	JTVDD1	B1	RVSS4	L11	TVSS3	C9
CVSS	K7	JTVDD2	G1	RXN1	F1	TVSS4	K9
D0	C8	JTVDD3	A11	RXN2	L1	TXN1	D1
D1	D9	JTVDD4	M7	RXN3	A7	TXN2	J1
D2	C7	JVSS1	B2	RXN4	M11	TXN3	A9
D3	D8	JVSS2	G2	RXP1	E1	TXN4	M9
D4	D6	JVSS3	B11	RXP2	K1	TXP1	C1
D5	D7	JVSS4	L7	RXP3	A8	TXP2	H1
D6	A6	MT	H4	RXP4	M10	TXP3	A10
D7	E7	RCLK1	E12	TCLK1	F12	TXP4	M8
D8	B6	RCLK2	G12	TCLK2	H12	VDD18	E5
D9	A5	RCLK3	B12	TCLK3	D11	VDD18	H8
D10	C6	RCLK4	J10	TCLK4	L12	VDD33	E8
D11	B5	RD/DS	G9	TEST	M1	VDD33	H5
D12	E9	REFCLK	K8	TNEG1	G10	VSS	F6
D13	C5	RESREF	E3	TNEG2	J11	VSS	F7
D14	D5	RLOS1	J6	TNEG3	D12	VSS	G6
D15	E6	RLOS2	H9	TNEG4	M12	VSS	G7
GPIOA1	F3	RLOS3	H6	TOE1	J7	WR/R/W	E10

Note: See Figure 13-1 for the pin assignment diagram.


#### Figure 13-1. DS32504 Pin Assignment—Microprocessor Interface Mode

_	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	A4	A0	D9	D6	RXN3	RXP3	TXN3	TXP3	JTVDD3	RPOS3	Α
в	JTVDD1	JVSS1	A6	A1	D11	D8	RVSS3	RVDD3	TVDD3	TPVSS3	JVSS3	RCLK3	в
С	TXP1	TPVSS1	A8	A2	D13	D10	D2	D0	TVSS3	GPIOA3	RNEG3	TPOS3	с
D	TXN1	TVDD1	TVSS1	A9	D14	D4	D5	D3	D1	GPIOB3	TCLK3	TNEG3	D
Е	RXP1	RVDD1	RESREF	A7	VDD18	D15	D7	VDD33	D12	WR/R/W	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	A3	VSS	VSS	ALE	<u>CS</u>	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	GPIOB1	GPIOB2	A5	VSS	VSS	ĪNT	RD/DS	TNEG1	RPOS2	RCLK2	G
н	TXP2	TPVSS2	GPIOA2	МТ	VDD33	RLOS3	TOE3	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	GPIOA4	RLOS1	TOE1	RLOS4	TOE2	RCLK4	TNEG2	RPOS4	J
κ	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	TVSS4	TOE4	TPOS4	RNEG4	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	JVSS4	TVSS4	TVDD4	RVDD4	RVSS4	TCLK4	L
м	TEST	RST	JTRST	GPIOB4	CLKC	CVDD	JTVDD4	TXP4	TXN4	RXP4	RXN4	TNEG4	м
-	1	2	3	4	5	6	7	8	9	10	11	12	

High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	N.C.	N.C.	N.C.	СРНА	RXN3	RXP3	TXN3	TXP3	JTVDD3	RPOS3	Α
в	JTVDD1	JVSS1	N.C.	N.C.	N.C.	N.C.	RVSS3	RVDD3	TVDD3	TVSS3	JVSS3	RCLK3	в
С	TXP1	TVSS1	N.C.	N.C.	N.C.	N.C.	SCLK	SDO	TVSS3	GPIOA3	RNEG3	TPOS3	с
D	TXN1	TVDD1	TVSS1	N.C.	N.C.	N.C.	N.C.	N.C.	SDI	GPIOB3	TCLK3	TNEG3	D
Е	RXP1	RVDD1	RESREF	N.C.	VDD18	N.C.	CPOL	VDD33	N.C.	N.C.	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	N.C.	VSS	VSS	ALE	CS	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	GPIOB1	GPIOB2	N.C.	VSS	VSS	ĪNT	N.C.	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	GPIOA2	MT	VDD33	RLOS3	TOE3	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	GPIOA4	RLOS1	TOE1	RLOS4	TOE2	RCLK4	TNEG2	RPOS4	J
к	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	TVSS4	TOE4	TPOS4	RNEG4	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	JVSS4	TVSS4	TVDD4	RVDD4	RVSS4	TCLK4	L
м	TEST	RST	JTRST	GPIOB4	CLKC	CVDD	JTVDD4	TXP4	TXN4	RXP4	RXN4	TNEG4	м
	1	2	3	4	5	6	7	8	9	10	11	12	I


#### Figure 13-2. DS32504 Pin Assignment—SPI Interface Mode



High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

#### Figure 13-3. DS32504 Pin Assignment—Hardware Mode


_	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	TAIS1	TLBO1	RMON2	LB3[1]	RXN3	RXP3	TXN3	TXP3	JTVDD3	RPOS3	Α
в	JTVDD1	JVSS1	TAIS3	TLBO2	RMON4	RMON1	RVSS3	RVDD3	TVDD3	TVSS3	JVSS3	RCLK3	в
С	TXP1	TVSS1	RBIN	TLBO3	JAS1	RMON3	LB3[0]	LB1[0]	TVSS3	LM3[1]	RNEG3	TPOS3	с
D	TXN1	TVDD1	TVSS1	TCLKI	JAD0	LB1[1]	LB2[1]	LB4[0]	LB2[0]	LM3[0]	TCLK3	TNEG3	D
Е	RXP1	RVDD1	RESREF	TAIS4	VDD18	JAD1	LB4[1]	VDD33	JAS0	TPD	RPOS1	RCLK1	Е
F	RXN1	RVSS1	LM1[1]	IFSEL2	TLBO4	VSS	VSS	TBIN	RCLKI	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	LM1[0]	LM2[0]	TAIS2	VSS	VSS	CLADBYP	RPD	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	LM2[1]	MT	VDD33	RLOS3	TOE3	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	LM4[1]	RLOS1	TOE1	RLOS4	TOE2	RCLK4	TNEG2	RPOS4	J
к	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	TVSS4	TOE4	TPOS4	RNEG4	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	JVSS4	TVSS4	TVDD4	RVDD4	RVSS4	TCLK4	L
М	TEST	RST	JTRST	LM4[0]	CLKC	CVDD	JTVDD4	TXP4	TXN4	RXP4	RXN4	TNEG4	м
	1	2	3	4	5	6	7	8	9	10	11	12	1



High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

#### Figure 13-4. DS32503 Pin Assignment—Microprocessor Interface Mode

_	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	A4	A0	D9	D6	RXN3	RXP3	TXN3	TXP3	JTVDD3	RPOS3	Α
в	JTVDD1	JVSS1	A6	A1	D11	D8	RVSS3	RVDD3	TVDD3	TVSS3	JVSS3	RCLK3	в
С	TXP1	TVSS1	A8	A2	D13	D10	D2	D0	TVSS3	GPIOA3	RNEG3	TPOS3	С
D	TXN1	TVDD1	TVSS1	N.C.	D14	D4	D5	D3	D1	GPIOB3	TCLK3	TNEG3	D
Е	RXP1	RVDD1	RESREF	A7	VDD18	D15	D7	VDD33	D12	WR/R/W	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	A3	VSS	VSS	ALE	CS	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	GPIOB1	GPIOB2	A5	VSS	VSS	ĪNT	RD/DS	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	GPIOA2	MT	VDD33	RLOS3	TOE3	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	N.C.	RLOS1	TOE1	N.C.	TOE2	N.C.	TNEG2	N.C.	J
к	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
м	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	•




High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital

N.C. and Manufacturing Test. Not Connected.

	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	N.C.	N.C.	N.C.	СРНА	RXN3	RXP3	TXN3	TXP3	JTVDD3	RPOS3	Α
в	JTVDD1	JVSS1	N.C.	N.C.	N.C.	N.C.	RVSS3	RVDD3	TVDD3	TVSS3	JVSS3	RCLK3	в
С	TXP1	TVSS1	N.C.	N.C.	N.C.	N.C.	SCLK	SDO	TVSS3	<b>GPIOA3</b>	RNEG3	TPOS3	с
D	TXN1	TVDD1	TVSS1	N.C.	N.C.	N.C.	N.C.	N.C.	SDI	GPIOB3	TCLK3	TNEG3	D
Е	RXP1	RVDD1	RESREF	N.C.	VDD18	N.C.	CPOL	VDD33	N.C.	N.C.	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	N.C.	VSS	VSS	ALE	<u>CS</u>	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	GPIOB1	GPIOB2	N.C.	VSS	VSS	ĪNT	N.C.	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	GPIOA2	MT	VDD33	RLOS3	TOE3	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	N.C.	RLOS1	TOE1	N.C.	TOE2	N.C.	TNEG2	N.C.	J
κ	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
м	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	•

#### Figure 13-5. DS32503 Pin Assignment—SPI Interface Mode



High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

#### Figure 13-6. DS32503 Pin Assignment—Hardware Mode


	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	TAIS1	TLBO1	RMON2	LB3[1]	RXN3	RXP3	TXN3	TXP3	JTVDD3	RPOS3	Α
в	JTVDD1	JVSS1	TAIS3	TLBO2	N.C.	RMON1	RVSS3	RVDD3	TVDD3	TVSS3	JVSS3	RCLK3	в
С	TXP1	TVSS1	RBIN	TLBO3	JAS1	RMON3	LB3[0]	LB1[0]	TVSS3	LM3[1]	RNEG3	TPOS3	с
D	TXN1	TVDD1	TVSS1	TCLKI	JAD0	LB1[1]	LB2[1]	N.C.	LB2[0]	LM3[0]	TCLK3	TNEG3	D
Е	RXP1	RVDD1	RESREF	N.C.	VDD18	JAD1	N.C.	VDD33	JAS0	TPD	RPOS1	RCLK1	Е
F	RXN1	RVSS1	LM1[1]	IFSEL2	N.C.	VSS	VSS	TBIN	RCLKI	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	LM1[0]	LM2[0]	TAIS2	VSS	VSS	CLADBYP	RPD	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	LM2[1]	МТ	VDD33	RLOS3	TOE3	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	N.C.	RLOS1	TOE1	N.C.	TOE2	N.C.	TNEG2	N.C.	J
к	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
М	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	I

High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital

N.C. and Manufacturing Test. Not Connected.

	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	A4	A0	D9	D6	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	Α
в	JTVDD1	JVSS1	A6	A1	D11	D8	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	в
С	TXP1	TVSS1	A8	A2	D13	D10	D2	D0	N.C.	N.C.	N.C.	N.C.	с
D	TXN1	TVDD1	TVSS1	N.C.	D14	D4	D5	D3	D1	GPIOB3	N.C.	N.C.	D
Е	RXP1	RVDD1	RESREF	A7	VDD18	D15	D7	VDD33	D12	WR/R/W	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	A3	VSS	VSS	ALE	<u>CS</u>	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	GPIOB1	GPIOB2	A5	VSS	VSS	INT	RD/DS	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	GPIOA2	MT	VDD33	N.C.	N.C.	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	N.C.	RLOS1	TOE1	N.C.	TOE2	N.C.	TNEG2	N.C.	J
κ	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
М	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	1


#### Figure 13-7. DS32502 Pin Assignment—Microprocessor Interface Mode



High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	N.C.	N.C.	N.C.	СРНА	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	Α
В	JTVDD1	JVSS1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	в
С	TXP1	TVSS1	N.C.	N.C.	N.C.	N.C.	SCLK	SDO	N.C.	N.C.	N.C.	N.C.	с
D	TXN1	TVDD1	TVSS1	N.C.	N.C.	N.C.	N.C.	N.C.	SDI	GPIOB3	N.C.	N.C.	D
Е	RXP1	RVDD1	RESREF	N.C.	VDD18	N.C.	CPOL	VDD33	N.C.	N.C.	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	N.C.	VSS	VSS	ALE	<del>CS</del>	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	GPIOB1	GPIOB2	N.C.	VSS	VSS	ĪNT	N.C.	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	GPIOA2	MT	VDD33	N.C.	N.C.	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	N.C.	RLOS1	TOE1	N.C.	TOE2	N.C.	TNEG2	N.C.	J
к	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
М	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	I


#### Figure 13-8. DS32502 Pin Assignment—SPI Interface Mode



High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	TAIS1	TLBO1	RMON2	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	Α
в	JTVDD1	JVSS1	N.C.	TLBO2	N.C.	RMON1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	в
С	TXP1	TVSS1	RBIN	N.C.	JAS1	N.C.	N.C.	LB1[0]	N.C.	N.C.	N.C.	N.C.	с
D	TXN1	TVDD1	TVSS1	TCLKI	JAD0	LB1[1]	LB2[1]	N.C.	LB2[0]	N.C.	N.C.	N.C.	D
Е	RXP1	RVDD1	RESREF	N.C.	VDD18	JAD1	N.C.	VDD33	JAS0	TPD	RPOS1	RCLK1	Е
F	RXN1	RVSS1	LM1[1]	IFSEL2	N.C.	VSS	VSS	TBIN	RCLKI	RNEG1	TPOS1	TCLK1	F
G	JTVDD2	JVSS2	LM1[0]	LM2[0]	TAIS2	VSS	VSS	CLADBYP	RPD	TNEG1	RPOS2	RCLK2	G
н	TXP2	TVSS2	LM2[1]	МТ	VDD33	N.C.	N.C.	VDD18	RLOS2	RNEG2	TPOS2	TCLK2	н
J	TXN2	TVDD2	TVSS2	HIZ	N.C.	RLOS1	TOE1	N.C.	TOE2	N.C.	TNEG2	N.C.	J
к	RXP2	RVDD2	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	RXN2	RVSS2	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
М	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	•


#### Figure 13-9. DS32502 Pin Assignment—Hardware Mode



High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	A4	A0	D9	D6	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	Α
в	JTVDD1	JVSS1	A6	A1	D11	D8	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	в
С	TXP1	TVSS1	N.C.	A2	D13	D10	D2	D0	N.C.	N.C.	N.C.	N.C.	с
D	TXN1	TVDD1	TVSS1	N.C.	D14	D4	D5	D3	D1	GPIOB3	N.C.	N.C.	D
Е	RXP1	RVDD1	RESREF	A7	VDD18	D15	D7	VDD33	D12	WR/R/W	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	A3	VSS	VSS	ALE	CS	RNEG1	TPOS1	TCLK1	F
G	N.C.	N.C.	GPIOB1	GPIOB2	A5	VSS	VSS	ĪNT	RD/DS	TNEG1	N.C.	N.C.	G
н	N.C.	N.C.	N.C.	MT	VDD33	N.C.	N.C.	VDD18	N.C.	N.C.	N.C.	N.C.	н
J	N.C.	N.C.	N.C.	HIZ	N.C.	RLOS1	TOE1	N.C.	N.C.	N.C.	N.C.	N.C.	J
κ	N.C.	N.C.	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	N.C.	N.C.	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
М	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	•


#### Figure 13-10. DS32501 Pin Assignment—Microprocessor Interface Mode



High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital N.C. and Manufacturing Test. Not Connected.

-	-				-								
	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	N.C.	N.C.	N.C.	СРНА	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	Α
В	JTVDD1	JVSS1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	в
С	TXP1	TVSS1	N.C.	N.C.	N.C.	N.C.	SCLK	SDO	N.C.	N.C.	N.C.	N.C.	с
D	TXN1	TVDD1	TVSS1	N.C.	N.C.	N.C.	N.C.	N.C.	SDI	GPIOB3	N.C.	N.C.	D
Е	RXP1	RVDD1	RESREF	N.C.	VDD18	N.C.	CPOL	VDD33	N.C.	N.C.	RPOS1	RCLK1	Е
F	RXN1	RVSS1	GPIOA1	IFSEL2	N.C.	VSS	VSS	ALE	CS	RNEG1	TPOS1	TCLK1	F
G	N.C.	N.C.	GPIOB1	GPIOB2	N.C.	VSS	VSS	ĪNT	N.C.	TNEG1	N.C.	N.C.	G
н	N.C.	N.C.	N.C.	MT	VDD33	N.C.	N.C.	VDD18	N.C.	N.C.	N.C.	N.C.	н
J	N.C.	N.C.	N.C.	HIZ	N.C.	RLOS1	TOE1	N.C.	N.C.	N.C.	N.C.	N.C.	J
κ	N.C.	N.C.	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	N.C.	N.C.	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
М	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	•

#### Figure 13-11. DS32501 Pin Assignment—SPI Interface Mode




High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital

N.C. and Manufacturing Test. Not Connected.

	-				-								
	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	IFSEL1	IFSEL0	TAIS1	TLBO1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	Α
в	JTVDD1	JVSS1	N.C.	N.C.	N.C.	RMON1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	в
С	TXP1	TVSS1	RBIN	N.C.	JAS1	N.C.	N.C.	LB1[0]	N.C.	N.C.	N.C.	N.C.	с
D	TXN1	TVDD1	TVSS1	TCLKI	JAD0	LB1[1]	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	D
Е	RXP1	RVDD1	RESREF	N.C.	VDD18	JAD1	N.C.	VDD33	JAS0	TPD	RPOS1	RCLK1	Е
F	RXN1	RVSS1	LM1[1]	IFSEL2	N.C.	VSS	VSS	TBIN	RCLKI	RNEG1	TPOS1	TCLK1	F
G	N.C.	N.C.	LM1[0]	N.C.	N.C.	VSS	VSS	CLADBYP	RPD	TNEG1	N.C.	N.C.	G
н	N.C.	N.C.	N.C.	MT	VDD33	N.C.	N.C.	VDD18	N.C.	N.C.	N.C.	N.C.	н
J	N.C.	N.C.	N.C.	HIZ	N.C.	RLOS1	TOE1	N.C.	N.C.	N.C.	N.C.	N.C.	J
к	N.C.	N.C.	JTCLK	JTDO	CLKB	CLKA	CVSS	REFCLK	N.C.	N.C.	N.C.	N.C.	к
L	N.C.	N.C.	JTDI	JTMS	CLKD	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	L
М	TEST	RST	JTRST	N.C.	CLKC	CVDD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	м
	1	2	3	4	5	6	7	8	9	10	11	12	1

#### Figure 13-12. DS32501 Pin Assignment—Hardware Mode




High-Speed Analog Low-Speed Analog High-Speed Digital Low-Speed Digital

N.C. and Manufacturing Test. Not Connected.

#### 14. PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. The package number provided for each package is a link to the latest package outline information.)

#### 14.1 13mm x13mm 144-Lead TE-CSBGA (56-G6016-001)



### 15. THERMAL INFORMATION

#### Table 15-1. Thermal Properties—Natural Convection

PARAMETER	MIN	ТҮР	MAX
Ambient Temperature (Note 1)	-40°C		+85°C
Junction Temperature	-40°C		+125°C
Theta-JA ( $\theta_{JA}$ ), Still Air (Note 2)		22.4°C/W	
Psi-JB		9.2°C/W	
Psi-JT		1.6°C/W	

Note 1: The package is mounted on a four-layer JEDEC standard test board with no airflow and dissipating maximum power.

**Note 2:** Theta-JA ( $\tilde{\theta}_{JA}$ ) is the junction to ambient thermal resistance, when the package is mounted on a four-layer JEDEC standard test board with no airflow and dissipating maximum power.

Table 15-2. Theta-JA ( $\theta_{JA}$ ) vs. Airflow

FORCED AIR (METERS PER SECOND)	THETA-JA (θ <sub>JA</sub> )
0	22.4°C/W
1	19.0°C/W
2	17.2°C/W

#### 16. TRADEMARK ACKNOWLEDGEMENTS

SPI is a trademark of Motorola, Inc. ACCUNET is a registered trademark of AT&T. Telcordia is a registered trademark of Telcordia Technologies.

### 17. DATA SHEET REVISION HISTORY

REVISION DATE	DESCRIPTION
042007	Initial data sheet release.

124 of 124

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2007 Maxim Integrated Products

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.