

General Description

The AGM025N10C combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$.

This device is ideal for load switch and battery protection applications.

Features

- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested


Application

- MB/VGA Vcore
- SMPS 2nd Synchronous Rectifier
- POL application
- BLDC Motor driver

Product Summary

BVDSS	RDS(ON)	ID
100V	2.7mΩ	180A

TO-220 Pin Configuration



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM025N10C	AGM025N10C	TO-220	----	----	1000

Table 1. Absolute Maximum Ratings (TA=25°C)

Symbol	Parameter	Value	Unit
VDS	Drain-Source Voltage (VGS=0V)	100	V
VGS	Gate-Source Voltage (VDS=0V)	±20	V
ID	Drain Current-Continuous(Tc=25°C) (Note 1)	200	A
	Drain Current-Continuous(Tc=100°C)	126.6	A
IDM (pulse)	Drain Current-Continuous@ Current-Pulsed (Note 2)	800	A
PD	Maximum Power Dissipation(Tc=25°C)	250	w
	Maximum Power Dissipation(Tc=100°C)	100	w
EAS	Avalanche energy (Note 3)	784	mJ
TJ,TSTG	Operating Junction and Storage Temperature Range	-55 To 150	°C

Table 2. Thermal Characteristic

Symbol	Parameter	Typ	Max	Unit
RθJA	Thermal Resistance Junction-ambient (Steady State) ¹	---	62.5	°C/W
RθJC	Thermal Resistance Junction-Case ¹	---	0.50	°C/W

Table 3. Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
On/Off States						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250μA	100	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=100V,VGS=0V	--	--	1	μA
IGSS	Gate-Body Leakage Current	VGS=±20V,VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=250μA	2	3	4	V
gFS	Forward Transconductance	VDS=5V,ID=30A	--	6	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=30A	--	2.7	3.4	mΩ
Dynamic Characteristics						
Ciss	Input Capacitance	VDS=50V,VGS=0V, F=1MHZ	--	9200	--	pF
Coss	Output Capacitance		--	1130	--	pF
Crss	Reverse Transfer Capacitance		--	110	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHz	--	--	--	Ω
Switching Times						
td(on)	Turn-on Delay Time	VGS=10V,VDS=50V, RGEN=1.6Ω	--	32	--	nS
tr	Turn-on Rise Time		--	40	--	nS
td(off)	Turn-Off Delay Time		--	80	--	nS
tf	Turn-Off Fall Time		--	35	--	nS
Qg	Total Gate Charge	VGS=10V, VDS=50V, ID=92.5A	--	131	--	nC
Qgs	Gate-Source Charge		--	50	--	nC
Qgd	Gate-Drain Charge		--	24.5	--	nC
Source-Drain Diode Characteristics						
ISD	Source-Drain Current(Body Diode)		--	--	180	A
VSD	Forward on Voltage	VGS=0V,IS=50A	--	--	1.2	V
trr	Reverse Recovery Time	IF=50A , dI/dt=500A/μs , TJ=25°C	--	80	--	ns
Qrr	Reverse Recovery Charge		--	195	--	nc

Notes 1.The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: T_J=25°C

Characteristics Curves

Figure 1. Safe Operating Area




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 5. Transient Thermal Impedance




Figure 6. Typical Transfer Characteristics




Figure 7. Source-Drain Diode Forward Characteristics










Figure 8. Drain-Source On-Resistance vs Drain Current

Figure 9. Normalized On-Resistance vs Junction Temperature

Figure 10. Normalized Threshold Voltage vs Junction Temperature

Figure 11. Normalized Breakdown Voltage vs Junction Temperature


Figure 12. Capacitance Characteristics

Figure 13. Typical Gate Charge vs Gate-Source Voltage


Test Circuit and Waveform

Figure 14. Resistive Switching Test Circuit




Figure 15. Resistive Switching Waveforms




Figure 16. Gate Charge Test Circuit




Figure 17. Gate Charge Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure 20. Unclamped Inductive Switching Test Circuit







Figure 21. Unclamped Inductive Switching Waveform



TO-220 PACKAGE INFORMATION



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	15.400	15.600	15.800
A1	2.350	2.400	2.500
A2	4.400	4.500	4.700
b	0.700	0.800	0.900
b2	1.180	1.310	1.440
c	0.480	0.500	0.560
c1	1.290	1.300	1.320
D	9.800	10.000	10.200
E	6.400	6.500	6.600
E1	9.000	9.100	9.200
e	2.420	2.540	2.660
e1	4.840	5.080	5.320
H	2.730	2.800	2.870
H1	2.400	2.500	2.600
L	13.020	13.370	13.720
R	3.500	3.600	3.730
R1	1.400	1.500	1.600
U	1.650	1.750	1.850
V	0.580	0.680	0.780
$\theta 1$	2°	2.5°	3°
$\theta 2$	6.5°	7°	7.5°



SYMBOL	MILLIMETER		
	MIN	Typ.	MAX
A	4.370	4.570	4.700
A1	1.250	1.300	1.400
A2	2.150	2.350	2.550
b	0.700	0.800	0.950
b1	1.170	1.270	1.470
c	0.450	0.500	0.600
D	15.100	15.600	16.100
D1	8.800	9.100	9.400
D2	5.500	6.300 REF	
E	9.700	10.000	10.300
E3	7.000	7.600 REF	
e	2.540 BSC		
e1	5.080 BSC		
L	13.200	13.500	13.800
L1		3.100	3.400
H	6.250	6.500	6.750
ϕ	3.400	3.600	3.800
Q	2.600	2.800	3.000
$\theta 1$	7° TYP		
$\theta 2$	7° TYP		
$\theta 3$	3° TYP		

Disclaimer:

The information provided in this document is believed to be accurate and reliable. however, Shenzhen Core Control Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the fourth version issued on August 10th, 2023. This document replaces all previously provided information.

 It is a registered trademark of Shenzhen Core Control Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Electronics Technology Co., Ltd. all rights reserved.