

1. FEATURES

Motor Controller (MOC)

- Space Vector PWM (SVPWM)
- Supports Sin-Wave and Square-Wave Solutions
- Supports Hall Latch and Hall Element Input
- Supports Digital OCP and Analog OCP (Over Current Protection)
- Programmable Deadband
- Programmable Angle Shift Control (0° to 58° in 32steps)

Embedded MCU

- MCS[®]-51 Compatible
- 1T 8052 Central Processing Unit
- 4.5V to 5.5V Operation Range
- 4 Level Priority Interrupt
- 14 Interrupt Sources
 - Two External Interrupts (INT0N, INT1N)
- Memory Size:
 - 8KB Flash Program Memory
 - 256 x 8-bit IRAM
 - 256 x 8-bit XRAM
- Up to 25 General-Purpose Input / Output (GPIO) Pins
- Three 16-bit Timer/Counters
- Watchdog (WD) Timer
- 1 Channel 16-bit Capture
- 8 Channels 10-bit Analog-to-Digital Converter (ADC)
- Full Duplex UART Serial Channel
- Fast Multiplication-Division Unit (MDU): 16*16, 32/16, 16/16,32-bit L/R shifting and 32-bit normalization

2. Block Diagram




Figure 2.1 HALL LATCH




Figure 2.2 HALL ELEMENT

3. XN3700 Series Product Selection Guide


Part No [*1]		I/O	UART	PWM	ADC	HALL [*2]	Ext. Crystal	Ext. Reset	Customer Code	Package
XN3700 A10 -xxxx0A A1/7	8KB Flash, 256B IRAM, 258B XRA M	25	1	6	8	3L/3E	√	√	√	LQFP-32 TQPF-32
XN3700 A100AA 1/7		25	1		8	3L/3E	√	√	x	LQFP-32 TQPF-32
XN3700 A10 -xxxxA D4		22	1		8	3L	√	√	√	SSOP-28
XN3700 A100A D4		22	1		8	3L	√	√	x	SSOP-28
XN3700 A10 -xxxxA D2		15	0		2	3L / 3E	x	x	√	SSOP-20
XN3700 A100A D2		15	0		2	3L / 3E	x	x	x	SSOP-20
XN3700 A10 -xxxxAB 2		15	1		3	3L	x	x	√	QFN-20
XN3700 A100 -AB2		15	1		3	3L	x	x	x	QFN-20

Note:

1. xxxx is customer code number.
2. 3L / 3E : support 3 hall latch or 3 hall element.
3L : support 3 hall latch.


4. Ordering Information

4.1 Including Customer Code




5. Pin Assignments


5.1 SSOP-28(AD4)



5.2 SSOP-20(AD2)



5.3 LQFP-32 7x7mm(AA1) / TQFP-32 7x7mm(AA7)



6. Pin Definitions

SSOP-28	SSOP-20	L/TQFP32 7x7			
Pin #			Name	Type	Description
8	---	1	RSTN	I	System Reset.
25	---	2	CH7	I	Analog Input Ch7.
			CAP2	I	Capture Input 2
			P2.7	I/O	Bit 7 of Port 2.
24	---	3	CH6	I	Analog Input Ch6.
			P2.6	I/O	Bit 6 of Port 2.
23	---	4	CH5	I	Analog Input Ch5.
			P2.5	I/O	Bit 5 of Port 2.
22	---	5	CH4	I	Analog Input Ch4.
			P2.4	I/O	Bit 4 of Port 2.
9	---	6	CH3	I	Analog Input Ch3.
			P2.3	I/O	Bit 3 of Port 2.
13	---	7	RX	I	Serial Data Transmit (UART)
			P3.0	I/O	Bit 0 of Port 3.
14	---	8	TX	O	Serial Data Receive (UART)
			P3.1	I/O	Bit 1 of Port 3.
15	11	9	SDA _{ICE}		For ICE (In Circuit Emulator).
16	12	10	SCL _{ICE}		For ICE (In Circuit Emulator).
17	---	11	XTALI	I	Crystal input pin. Connect the crystal 12MHz between this pin and XTALO and a 22pF capacitor to VSS.
			T1	I	TIMER1 External Input.

			P3.5	I/O	Bit 5 of Port 3.
18	---	12	XTALO	O	Crystal output pin. Connect the crystal 12MHz between this pin and XTALI and a 22pF capacitor to VSS.
			T0	I	TIMER0 External Input.
			P3.4	I/O	Bit 4 of Port 3.
---	---	13	NC		No connect.
19	13	14	VDD5	Power	5.0V Voltage Input. A 0.1uF and 10uF (minimum) capacitor should be connected between this pin and VSS.
20	14	15	V25	O	2.5V Voltage Output. A 0.1uF and 1uF (minimum) capacitor should be connected between this pin and VSS.
21	15	16	VSS	Ground	Power Ground.
12	16	17	CH0	I	Analog Input Ch0.
			CAP1	I	Capture Input 1
			GPWM	O	General PWM output.
			P1.6	I/O	Bit 6 of Port 1.
11	17	18	CH1	I	Analog Input Ch1.
			INT0N	I	External Interrupt 0. Low level trigger or falling edge trigger.

			P3.2	I/O	Bit 2 of Port 3.
10	---	19	CH2	I	Analog Input Ch2.
			INT1N	I	External Interrupt 1. Low level trigger or falling edge trigger.
			P3.3	I/O	Bit 3 of Port 3.
---	10	20	HWN	I	Hall Element negative input. (HALL W)
			P0.6	I/O	Bit 6 of Port 0.
26	9	21	HWP	I	Hall Latch input or HALL Element positive input. (HALL W)
			P0.2	I/O	Bit 2 of Port 0.
---	8	22	HVN	I	Hall Element negative input. (HALL V)
			P0.5	I/O	Bit 5 of Port 0.
27	7	23	HVP	I	Hall Latch input or HALL Element positive input. (HALL V)
			P0.1	I/O	Bit 1 of Port 0.
---	6	24	HUN	I	Hall Element negative input. (HALL U)
			P0.4	I/O	Bit 4 of Port 0.
28	5	25	HUP	I	Hall Latch input or HALL Element positive input.(HALL U)

			P0.0	I/O	Bit 0 of Port 0.
1	18	26	OCPN	I	Over current protection. Active-low.
			P0.3	I/O	Bit 3 of Port 0.
2	19	27	U	O	PWM output. High-side PWM of phase U.
			P1.0	I/O	Bit 0 of Port 1.
3	20	28	X	O	PWM output. Low-side PWM of phase U.
			P1.1	I/O	Bit 1 of Port 1.
4	1	29	V	O	PWM output. High-side PWM of phase V.
			P1.2	I/O	Bit 2 of Port 1.
5	2	30	Y	O	PWM output. Low-side PWM of phase V.
			P1.3	I/O	Bit 3 of Port 1.
6	3	31	W	O	PWM output. High-side PWM of phase W.
			P1.4	I/O	Bit 4 of Port 1.
7	4	32	z	O	PWM output. Low-side PWM of phase W.
			P1.5	I/O	Bit 5 of Port 1.
---	---		NC		No connect.

7. Absolute Maximum Ratings

Supply Voltage.....	$V_{SS}-0.3V$ to $V_{SS}+6.0V$
Input Voltage.....	$V_{SS}-0.3V$ to $V_{DD}+0.3V$
Storage Temperature.....	$-50^{\circ}C$ to $150^{\circ}C$
Operating Temperature.....	$-40^{\circ}C$ to $125^{\circ}C$
I_{OH} Total.....	$-80mA$
I_{OL} Total.....	$80mA$
Θ_{JA} Thermal Resistance, Junction-to-ambient (SSOP-28L).....	$82^{\circ}C/W$
Θ_{JA} Thermal Resistance, Junction-to-ambient (SSOP-20L).....	$114.5^{\circ}C/W$
Θ_{JA} Thermal Resistance, Junction-to-ambient (LQFP7x7-32).....	$80^{\circ}C/W$
Total Power Dissipation.....	$500mW$
Electrostatic Discharge Capability – Human Body Mode.....	$2000V$
Electrostatic Discharge Capability – Machine Mode.....	$200V$


8. D.C. Characteristics $T_a=25^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{DD}	Conditions				
V_{DD}	Operating Voltage	—	$f_{sys}=48\text{MHz}$	4.5	5.0	5.5	V
V_{25}	V_{25} Output Range	—	Load Current < 10mA	2.35	2.50	2.65	V
I_{DD}	Operating Current	5V	No load, $f_{sys}=48\text{Mhz}$, ADC off, MOC off	—	9	12	mA
V_{IL}	Input Low Voltage for I/O Ports.	—	—	0	—	$0.3 V_{DD}$	V
V_{IH}	Input High Voltage for I/O Ports.	—	—	$0.7 V_{DD}$	—	V_{DD}	V
V_{LVD}	LVD Voltage Level	—	—				
V_{OL}	Output Low Voltage for I/O Ports.	5V	$I_{OL}=5\text{mA}$	—	—	0.5	V
V_{OH}	Output High Voltage for I/O Ports.	5V	$I_{OH}=-3.8\text{mA}$	4.5	—	—	V
R_{PU}	Pull-up Resistance for I/O Ports	5V	—	10	35	50	$K\Omega$
R_{PD}	Pull-down Resistance for I/O Ports	5V	—	10	35	50	$K\Omega$

9. A.C. Characteristics $T_a=25^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{DD}	Conditions				
f_{SYS}	System Frequency	4.5V~5.5V	$T_a=-40^{\circ}\text{C}$ to 125°C	TBD	48.0	TBD	MHz
			$T_a=-20^{\circ}\text{C}$ to 85°C	TBD	48.0	TBD	MHz
			$T_a=25^{\circ}\text{C}$	-1%	48.0	+1%	MHz
f_{TIMER}	Timer Input Pin Frequency	—	—	—	—	4	f_{SYS}
t_{INT}	Interrupt Pulse Width	—	—	1	5	10	t_{SYS}
t_{LVD}	Low Voltage Width to interrupt	—	—	120	240	480	μs
t_{V25}	V25 Stable Time	—	—	60	120	240	μs
t_{RSDT}	System Reset Delay Time (Power On Reset)	—	—	25	50	100	ms

10. A/D Converter Characteristics



Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
I _{AD}	Additional Power Consumption if A/D Converter is Used	5V	—	—	4.5	—	mA
I _{ADSTB}	A/D Converter Standby Current	—	Load Current < 10mA	—	—	4	uA
t _{ADCCLK}	A/D Converter Clock Time	—	4MHz	—	0.25	—	us
		—	2MHz	—	0.5	—	us
t _{CONV}	A/D Conversion Time	—	4MHz	—	3.25	—	us
		—	2MHz	—	6.5	—	us
t _{SHCLK}	A/D Sample and Hold Clock Time	—	1MHz	—	1	—	us
		—	500KHz	—	2	—	us
		—	400KHz	—	2.5	—	us
		—	333KHz	—	3	—	us
t _{SH}	A/D Sample and Hold Time	—	1MHz	1	—	2	us
		—	500KHz	2	—	4	us
		—	400KHz	2.5	—	5	us
		—	333KHz	3	—	6	us
DNL	Differential Non-linearity	4.5V	No load,	-1	—	+3	LSB
		5.5V	t _{CONV} =2.5us	-1	—	+3	LSB
		4.5V	No load,	-1	—	+3	LSB
		5.5V	t _{CONV} =5us	-1	—	+3	LSB
INL	Integral Non-linearity	4.5V	No load,	-4	—	+4	LSB
		5.5V	t _{CONV} =2.5us	-4	—	+4	LSB
		4.5V	No load,	-4	—	+4	LSB
		5.5V	t _{CONV} =5us	-4	—	+4	LSB
G _{ERR}	Gain Error	—	—	-10	—	+10	LSB

11. Special Function Registers (SFR)

11.1 SFRs Memory Map

	8	9	A	B	C	D	E	F	
F8	PINCONG1	PINCONG2	PINCONG3	PINCONG4	PINCONG5	PINCONG6	RSTS	TAKEY	FF
F0	B	PINSET1	PINSET2	PINSET3	PINSET4	PINSET5	PINSET6	PINSET7	F7
E8	ASUD1_1	ASUD1_2	ASUD1_3	ASUD1_4	ASUD2_1	ASUD2_2	ASUD2_3	ASUD2_4	EF
E0	ACC	AS_MD_C ONT	MD0	MD1	MD2	MD3	MD4	MD5	E7
D8	CAPCONT	VRHALL	SVPWMA MPFT	MD_CONT	ASUR1	ASUR2	ASUR3	ASUR4	DF
D0	PSW	PFCON	ADCCONT	ADCSTR	-----	ADCD1	ADCD2	SYNC	D7
C8	T2CON	CAPT_H	CAPT_L	CAPH_H	CAPH_L	-----	-----	-----	CF
C0	IRCON1	SVPWMA NG	-----	SVPWMAM PL	SVPWMAM PH	-----	-----	PINCONG7	C7
B8	IEN1	IP1	GPWMCO NT	GPWMMAX L	GPWMMAX H	GPWMDYL	GPWMD YH	-----	BF
B0	P3	MPWMCO NT1	MPWMCO NT2	MPWMINV	TL2	TH2	WDTC	WDTK	B7
A8	IEN0	IP0	MPWMDY VL	MPWMDYV H	-----	MPWMDYW L	MPWMD YWH	-----	AF
A0	P2	OCPCONT	MCONT2	MPWMMAX L	MPWMMAX H	MPWMDYU L	MPWMD YUH	MPWMD B	A7
98	SCON	SBUF	SRELL	SRELH	HALLDBT	MCONT1	AOCPCO NT	-----	9F
90	P1	HALLSET1	HALLSET2	HALLSET3	HALLST	-----	ROTORS PEEDL	ROTORS PEEDH	97
88	TCON	TMOD	TL0	TL1	TH0	TH1	AUX	AS	8F
80	P0	SP	DP0L	DP0H	DP1L	DP1H	RCON	PCON	87
	0	1	2	3	4	5	6	7	

11.2 XN3700 SFRs and Reset Value

SYMBOL	DESCRIPTION	DIRECT ADDRESS	RESET VALUE
ACC	Accumulator	E0H	00H
ADCCONT	ADC Control Register	D2H	80H
ADCD1	ADC Data Register 1	D5H	00H
ADCD2	ADC Data Register 2	D6H	00H
ADCSTR	ADC Start Convert and Setting Register	D3H	00H
AOCPCONT	Analog OCP Control Register	9EH	0FH
AS	Angle Shift Control Register	8FH	00H
AS_MD_CONT	ASU and MDU Control Register	E1H	10H
ASUD1_1	ASU Data 1 byte 1	E8H	00H
ASUD1_2	ASU Data 1 byte 2	E9H	00H
ASUD1_3	ASU Data 1 byte 3	EAH	00H
ASUD1_4	ASU Data 1 byte 4	EBH	00H
ASUD2_1	ASU Data 2 byte 1	ECH	00H
ASUD2_2	ASU Data 2 byte 2	EDH	00H
ASUD2_3	ASU Data 2 byte 3	EEH	00H
ASUD2_4	ASU Data 2 byte 4	EFH	00H
ASUR1	ASU Result Register 1	DCH	00H
ASUR2	ASU Result Register 2	DDH	00H
ASUR3	ASU Result Register 3	DEH	00H
ASUR4	ASU Result Register 4	DFH	00H
AUX	Auxiliary	8EH	11H
B	B Register	F0H	00H
CAPCONT	Capture Control Register	D8H	03H
CAPH_H	Capture High-level Count High	CBH	00H
CAPH_L	Capture High-level Count Low	CCH	00H
CAPT_H	Capture Total Count High	C9H	00H
CAPT_L	Capture Total Count Low	CAH	00H
DPTR0:	Data Pointer (2 bytes)		
DP0H	Data Pointer 0 High	83H	00H
DP0L	Data Pointer 0 Low	82H	00H
DPTR1:	Data Pointer 1 (2 bytes)		
DP1H	Data Pointer 1 High	85H	00H
DP1L	Data Pointer 1 Low	84H	00H
GPWMCONT	General PWM Control Register	BAH	00H

GPWMDYH	General PWM Duty Register High	BEH	FFH
GPWMDYL	General PWM Duty Register Low	BDH	FFH
GPWMMAXH	General PWM Max Register High	BCH	00H
GPWMMAXL	General PWM Max Register Low	BBH	02H
HALLDBT	Hall De-bounce Time Register	9CH	0EH
HALLSET1	Hall Setting Register 1	91H	45H
HALLSET2	Hall Setting Register 2	92H	26H
HALLSET3	Hall Setting Register 3	93H	13H
HALLST	Hall Status Register	94H	XXH
IEN0	Interrupt Enable Register 0	A8H	00H
IEN1	Interrupt Enable Register 1	B8H	00H
IP0	Interrupt Priority Register 0	A9H	00H
IP1	Interrupt Priority Register 1	B9H	00H
IRCON1	Interrupt Request Register 1	C0H	00H
MCONT1	Motor Control Register 1	9DH	X011 0000B
MCONT2	Motor Control Register 2	A2H	00H
MD_CONT	MDU Control Register	DBH	00H
MD0	Multiplication Division Register 0	E2H	00H
MD1	Multiplication Division Register 1	E3H	00H
MD2	Multiplication Division Register 2	E4H	00H
MD3	Multiplication Division Register 3	E5H	00H
MD4	Multiplication Division Register 4	E6H	00H
MD5	Multiplication Division Register 5	E7H	00H
MPWMCONT1	MPWM Control Register 1	B1H	00H
MPWMCONT2	MPWM Control Register 2	B2H	00H
MPWMDB	Motor PWM Deadband Register	A7H	00H
MPWMDYUH	Motor PWM Duty Register U High (Phase U)	A6H	07H
MPWMDYUL	Motor PWM Duty Register U Low (Phase U)	A5H	FFH
MPWMDYVH	Motor PWM Duty Register V High (Phase V)	ABH	07H
MPWMDYVL	Motor PWM Duty Register V Low (Phase V)	AAH	FFH
MPWMDYWH	Motor PWM Duty Register W High (Phase W)	AEH	07H
MPWMDYWL	Motor PWM Duty Register W Low (Phase W)	ADH	FFH
MPWMINV	MPWM Inverse Selection Register	B3H	00H
MPWMMAXH	Motor PWM Max Register High	A4H	00H
MPWMMAXL	Motor PWM Max Register Low	A3H	02H

OCPCONT	OCP Control Register	A1H	04H
P0	Port 0	80H	FFH
P1	Port 1	90H	FFH
P2	Port 2	A0H	FFH
P3	Port 3	B0H	FFH
PCON	Power Control Register	87H	00H
PFCON	Peripheral Frequency Control Register	D1H	00H
PINCONG1	Pin Configure Register 1	F8H	AAH
PINCONG2	Pin Configure Register 2	F9H	AAH
PINCONG3	Pin Configure Register 3	FAH	A0H
PINCONG4	Pin Configure Register 4	FBH	AAH
PINCONG5	Pin Configure Register 5	FCH	AAH
PINCONG6	Pin Configure Register 6	FDH	A0H
PINCONG7	Pin Configure Register 7	C7H	20H
PINSET1	Pin I/O Setting Register 1	F1H	AAH
PINSET2	Pin I/O Setting Register 2	F2H	AAH
PINSET3	Pin I/O Setting Register 3	F3H	0AH
PINSET4	Pin I/O Setting Register 4	F4H	00H
PINSET5	Pin I/O Setting Register 5	F5H	80H
PINSET6	Pin I/O Setting Register 6	F6H	2AH
PINSET7	Pin I/O Setting Register 7	F7H	FFH
PSW	Program Status Word Register	D0H	00H
RCON	Internal RAM Control Register	86H	F0H
ROTORSPEE DH	Rotor Speed Count Register High	97H	FFH
ROTORSPEE DL	Rotor Speed Count Register Low	96H	FFH
RSTS	Reset Source Register	FEH	0AH
SBUF	Serial Port Data Buffer	99H	00H
SCON	Serial Port Control Register	98H	00H
SP	Stack Pointer	81H	07H
SRELH	Serial Port Reload Register High	9BH	00H
SRELL	Serial Port Reload Register Low	9AH	00H
SVPWMAMPF T	SVPWM Amplitude Fine-Tune Register	DAH	00H
SVPWMAMPH	SVPWM Amplitude Register High	C4H	00H

SVPWMAMPL	SVPWM Amplitude Register Low	C3H	00H
SVPWMANG	SVPWM Angle Register	C1H	00H
SYNC	MOC Sync Register	D7H	00H
T2CON	Timer2 Control Register	C8H	00H
TAKEY	Time Access Key Register	FFH	00H

TCON	Timer 0/1 Control Register	88H	00H
TH0	Timer0 High byte	8CH	00H
TH1	Timer1 High byte	8DH	00H
TH2	Timer2 High byte	B5H	00H
TL0	Timer0 Low byte	8AH	00H
TL1	Timer1 Low byte	8BH	00H
TL2	Timer2 Low byte	B4H	00H
TMOD	Timer 0/1 Mode Register	89H	00H
VRHALL	Virtual Hall Register	D9H	05H
WDTC	Watchdog Timer Control Register	B6H	04H
WDTK	Watchdog Timer Refresh Key	B7H	00H

12. Memory

The **XN3700** memory structure follows the general 8052 structure. There are three memory areas: Program Memory (Flash), External Data Memory (XRAM) and Internal Data Memory (IRAM). In addition, **XN3700** integrates 8Kbytes Flash, 256bytes IRAM and 256bytes XRAM.

12.1. Program Memory


The XN3700 contains 8Kbytes of on-chip Flash memory for program storage.

12.2. Data Memory

The XN3700 contains 256bytes of general internal data memory (IRAM) and 256bytes of external data memory (XRAM).


12.2.1 Data Memory (IRAM)(00H~FFH)

The lower 128 bytes of IRAM may be accessed through both direct and indirect addressing. The upper 128 bytes of IRAM and the 128 bytes of SFR registers share the same address space. The upper 128 bytes of data memory may only be accessed using indirect addressing. The SFR registers can only be accessed through direct addressing. The lowest 32 bytes (00H -1FH) of data memory are grouped into 4 banks of 8 registers each. The **RS0** and **RS1** bits (**PSW.3** and **PSW.4**) select which register bank is in use. Instructions using register addressing will only access the currently specified bank.



12.2.2 Data Memory (XRAM)(F000H~F0FFH)

External addresses F000H to F0FFh contain the on-chip expanded SRAM. This memory can be accessed via external direct addressing mode (with MOVX instructions). The address space of instruction **MOVX @Ri,A** ($i=0,1$) is determined by **RCON** [7:0] of SFR 86H RCON (internal RAM control register). The default setting of **RCON** [7:0] is F0h (page0). One page of XRAM is 256 bytes.



13. Instruction Set

The XN3700 is fully binary compatible with the MCS-51 instruction set.

Arithmetic operations	Description	Bytes	Cycles	Hex Code
ADD A,Rn	Add register to accumulator	1	1	0x28-0x2F
ADD A,direct	Add directly addressed data to accumulator	2	2	0x25
ADD A,@Ri	Add indirectly addressed data to accumulator	1	2	0x26-0x27
ADD A,#data	Add immediate data to accumulator	2	2	0x24
ADDC A,Rn	Add register to accumulator with carry	1	1	0x38-0x3F

ADDC A,direct	Add directly addressed data to accumulator with carry	2	2	0x35
ADDC A,@Ri	Add indirectly addressed data to accumulator with carry	1	2	0x36-0x37
ADDC A,#data	Add immediate data to accumulator with carry	2	2	0x34
SUBB A,Rn	Subtract register from accumulator with borrow	1	1	0x98-0x9F
SUBB A,direct	Subtract directly addressed data from accumulator with borrow	2	2	0x95
SUBB A,@Ri	Subtract indirectly addressed data from accumulator with borrow	1	2	0x96-0x97
SUBB A,#data	Subtract immediate data from accumulator with borrow	2	2	0x94
INC A	Increment accumulator	1	1	0x04
INC Rn	Increment register	1	2	0x08-0x0F
INC direct	Increment directly addressed location	2	3	0x05
INC @Ri	Increment indirectly addressed location	1	3	0x06-0x07
INC DPTR	Increment data pointer	1	1	0xA3
DEC A	Decrement accumulator	1	1	0x14
DEC Rn	Decrement register	1	2	0x18-0x1F
DEC direct	Decrement directly addressed location	2	3	0x15
DEC @Ri	Decrement indirectly addressed location	1	3	0x16-0x17
MUL AB	Multiply A and B	1	5	0xA4
DIV	Divide A by B	1	5	0x84
DA A	Decimally adjust accumulator	1	1	0xD4

Logicoperations	Description	Bytes	Cycles	Hex Code
ANL A,Rn	AND register to accumulator	1	1	0x58-0x5F
ANL A,direct	AND directly addressed data to accumulator	2	2	0x55
ANL A,@Ri	AND indirectly addressed data to accumulator	1	2	0x56-0x57
ANL A,#data	AND immediate data to accumulator	2	2	0x54
ANL direct,A	AND accumulator to directly addressed location	2	3	0x52
ANL direct,#data	AND immediate data to directly addressed location	3	4	0x53
ORL A,Rn	OR register to accumulator	1	1	0x48-0x4F
ORL A,direct	OR directly addressed data to accumulator	2	2	0x45

ORL A,@Ri	OR indirectly addressed data to accumulator	1	2	0x46-0x47
ORL A,#data	OR immediate data to accumulator	2	2	0x44
ORL direct,A	OR accumulator to directly addressed location	2	3	0x42
ORL direct,#data	OR immediate data to directly addressed location	3	4	0x43
XRL A,Rn	Exclusive OR register to accumulator	1	1	0x68-0x6F
XRL A,direct	Exclusive OR directly addressed data to accumulator	2	2	0x65
XRL A,@Ri	Exclusive OR indirectly addressed data to accumulator	1	2	0x66-0x67
XRL A,#data	Exclusive OR immediate data to accumulator	2	2	0x64
XRL direct,A	Exclusive OR accumulator to directly addressed location	2	3	0x62
XRL direct,#data	Exclusive OR immediate data to directly addressed location	3	4	0x63
CLR A	Clear accumulator	1	1	0xE4
CPL A	Complement accumulator	1	1	0xF4
RL A	Rotate accumulator left	1	1	0x23
RLC A	Rotate accumulator left through carry	1	1	0x33
RR A	Rotate accumulator right	1	1	0x03
RRC A	Rotate accumulator right through carry	1	1	0x13
SWAP A	Swap nibbles within the accumulator	1	1	0xC4

Data transfer operations	Description	Bytes	Cycles	Hex Code
MOV A,Rn	Move register to accumulator	1	1	0xE8-0xEF
MOV A,direct	Move directly addressed data to accumulator	2	2	0xE5
MOV A,@Ri	Move indirectly addressed data to accumulator	1	2	0xE6-0xE7
MOV A,#data	Move immediate data to accumulator	2	2	0x74
MOV Rn,A	Move accumulator to register	1	2	0xF8-0xFF
MOV Rn,direct	Move directly addressed data to register	2	4	0xA8-0xAF
MOV Rn,#data	Move immediate data to register	2	2	0x78-0x7F
MOV direct,A	Move accumulator to direct	2	3	0xF5
MOV direct,Rn	Move register to direct	2	3	0x88-0x8F
MOV direct1,direct2	Move directly addressed data to directly addressed location	3	4	0x85
MOV direct,@Ri	Move indirectly addressed data to directly addressed location	2	4	0x86-0x87
MOV direct,#data	Move immediate data to directly addressed location	3	3	0x75
MOV @Ri,A	Move accumulator to indirectly addressed location	1	3	0xF6-0xF7
MOV @Ri,direct	Move directly addressed data to indirectly addressed location	2	5	0xA6-0xA7
MOV @Ri,#data	Move immediate data to in directly addressed location	2	3	0x76-0x77
MOV DPTR,#data16	Load data pointer with a 16-bit immediate	3	3	0x90
MOVC A,@A+DPTR	Load accumulator with a code byte relative to DPTR	1	3	0x93
MOVC A,@A+PC	Load accumulator with a code byte relative to PC	1	3	0x83
MOVX A,@Ri	Move external RAM (8-bit addr.) to accumulator	1	3	0xE2-0xE3
MOVX A,@DPTR	Move external RAM (16-bit addr.) to accumulator	1	3	0xE0
MOVX @Ri,A	Move accumulator to external RAM (8-bit addr.)	1	4	0xF2-0xF3

MOVX @DPTR,A	Move accumulator to external RAM (16-bit addr.)	1	4	0xF0
PUSH direct	Push directly addressed data onto stack	2	4	0xC0
POP direct	Pop directly addressed location from stack	2	3	0xD0
XCH A,Rn	Exchange register with accumulator	1	2	0xC8-0xCF
XCH A,direct	Exchange directly addressed location with accumulator	2	3	0xC5
XCH A,@Ri	Exchange indirect RAM with accumulator	1	3	0xC6-0xC7
XCHD A,@Ri	Exchange low-order nibbles of indirect and accumulator	1	3	0xD6-0xD7

Program branches	Description	Bytes	Cycles	Hex Code
ACALL addr11	Absolute subroutine call	2	6	xxx10001b
LCALL addr16	Long subroutine call	3	6	0x12
RET	Return from subroutine	1	4	0x22
RETI	Return from interrupt	1	4	0x32
AJMP addr11	Absolute jump	2	3	xxx00001b
LJMP addr16	Long jump	3	4	0x02
SJMP rel	Short jump (relative address)	2	3	0x80
JMP @A+DPTR	Jump indirect relative to the DPTR	1	2	0x73
JZ rel	Jump if accumulator is zero	2	3	0x60
JNZ rel	Jump if accumulator is not zero	2	3	0x70
JC rel	Jump if carry flag is set	2	3	0x40
JNC	Jump if carry flag is not set	2	3	0x50
JB bit,rel	Jump if directly addressed bit is set	3	4	0x20
JNB bit,rel	Jump if directly addressed bit is not set	3	4	0x30
JBC bit,rel	Jump if directly addressed bit is set and clear bit	3	4	0x10
CJNE A,direct,rel	Compare directly addressed data to accumulator and jump if not equal	3	4	0xB5
CJNE A,#data,rel	Compare immediate data to accumulator and jump if not equal	3	4	0xB4
CJNE Rn,#data,rel	Compare immediate data to register and jump if not equal	3	4	0xB8-0xBF
CJNE @Ri,#data,rel	Compare immed. to ind. and jump if not	3	4	0xB6-0xB7

	equal			
DJNZ Rn,rel	Decrement register and jump if not zero	2	3	0xD8-0xDF
DJNZ direct,rel	Decrement directly addressed location and jump if not zero	3	4	0xD5
NOP	No operation	1	1	0

Boolean mainpulation	Description	Bytes	Cycles	Hex Code
CLR C	Clear carry flag	1	1	0xC3
CLR bit	Clear directly addressed bit	2	3	0xC2
SETB C	Set carry flag	1	1	0xD3
SETB bit	Set directly addressed bit	2	3	0xD2
CPL C	Complement carry flag	1	1	0xB3
CPL bit	Complement directly addressed bit	2	3	0xB2
ANL C,bit	AND directly addressed bit to carry flag	2	2	0x82
ANL C,/bit	AND complement of directly addressed bit to carry	2	2	0xB0
ORL C,bit	OR directly addressed bit to carry flag	2	2	0x72
ORL C,/bit	OR complement of directly addressed bit to carry	2	2	0xA0
MOV C,bit	Move directly addressed bit to carry flag	2	2	0xA2
MOV bit,C	Move carry flag to directly addressed bit	2	3	0x92

14. MCU

14.1 8051 Engine

SFR	Description	address	Reset value
ACC	Accumulator	E0H	00H
B	B Register	F0H	00H
PSW	Program Status Word Register	D0H	00H
SP	Stack Pointer	81H	07H
DP0H	Data Pointer 0 High	83H	00H
DP0L	Data Pointer 0 Low	82H	00H
DP1H	Data Pointer 1 High	85H	00H
DP1L	Data Pointer 1 Low	84H	00H
AUX	Auxiliary	8EH	11H
RCON	Internal RAM Control Register	86H	F0H

14.1.1 ACC (Accumulator)

The most important of all special function registers, that's the first comment about **Accumulator** which is also known as **ACC** or **A**. The **Accumulator**(sometimes referred to as Register A also) holds the result of most of arithmetic and logic operations.

ACC		Address = E0H		Reset Value = 00000000B					
Accumulator									
		ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
Bit		7	6	5	4	3	2	1	0
Type		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.1.2 B (B Register)

The **B** register is used during multiplying and division instructions. It can also be used as a scratch-pad register to hold temporary data.

B		Address = F0H				Reset Value = 00000000B			
B Register									
		B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
Bit		7	6	5	4	3	2	1	0
Type		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.1.3 PSW (Program Status Word Register)

The **PSW** register contains status bits that reflect the current state of the CPU. Note that the Parity bit can only be modified by hardware upon the state of **ACC** register.

PSW Address = D0H Reset Value = 00000000B								
Program Status Word Register								
	CY	AC	F0	RS1	RS0	OV	F1	P
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
CY Carry flag :								
Carry bit in arithmetic operations and accumulator for Boolean operations.								
AC Auxiliary Carry flag :								
Set if there is a carry-out from third bit of Accumulator in BCD Operations.								
F0 General purpose Flag0 :								
General purpose flag available for user.								
RS1 Register bank select control bit 1, used to select working register bank.								
RS0 Register bank select control bit 0, used to select working register bank.								
OV Overflow flag :								
Set in case of overflow in Accumulator during arithmetic operations.								
F1 General purpose Flag 1 :								
General purpose flag available for user.								
P Parity flag :								
Reflects the number of '1's in the Accumulator.								
P = '1' if Accumulator contains an odd number of '1's								
P = '0' if Accumulator contains an even number of '1's								

The state of **RS1** and **RS0** bits selects the working register bank as follows:

RS1	RS0	Selected Register Bank	Location
0	0	Bank 0	00H –07H
0	1	Bank 1	08H –0FH
1	0	Bank 2	10H –17H
1	1	Bank 3	18H –1FH

14.1.4 SP (Stack Pointer)

This register points to the top of stack in internal data memory space. It is used to store the return address of program before executing interrupt routine or subprograms. The **SP** is incremented before executing PUSH or CALL instruction and it is decremented after executing **POP** or **RET(I)** instruction (it always points the top of stack). A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08.

SP		Address = 81H				Reset Value = 00000111B			
Stack Pointer									
		SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
Bit		7	6	5	4	3	2	1	0
Type		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.1.5 DP0 (Data Pointer 0)

These registers are intended to hold 16-bit address in the indirect addressing mode used by **MOVX** (move external memory), **MOVC** (move program memory) or **JMP** (computed branch) instructions. They may be manipulated as 16-bit register or as two separate 8-bit registers. **DP0H** holds higher byte and **DP0L** holds lower byte of indirect address.

It is generally used to access external code or data space, e.g.:

- **MOVC A,@A+DPTR** (code space)
- **MOV A,@DPTR** (data space)

DP0H		Address = 83H				Reset Value = 00000000B			
Data Pointer 0 High									
		DP0H[7:0]							
Bit		7	6	5	4	3	2	1	0
Type		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DP0L	Address = 82H				Reset Value = 00000000B			
Data Pointer 0 Low								
	DP0L[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.1.6 DP1 (Data Pointer 1)

The dual data pointer accelerates the movement of block data. The standard **DPTR** is a 16-bit register that is used to address external memory, or peripherals. The standard data pointer is called **DPTR0** and the second data pointer is called **DPTR1**. The data pointer select bit chooses the active pointer. The data pointer select bit (**DPS**) is located in the LSB of **AUX** register(AUX.1).

The user switches between **DPTR0** and **DPTR1** by toggling the **DPS** bit. All **DPTR**-related instructions use the currently selected **DPTR** for any activity.

DP1H		Address = 85H		Reset Value = 00000000B				
Data Pointer 1 High								
	DP1H[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DP1L		Address = 84H		Reset Value = 00000000B				
Data Pointer 1 Low								
	DP1L[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.1.7 AUX (Auxiliary Register)

AUX

Address = 8EH

Reset Value = 00010001B

Auxiliary Register

	LVD_EN	LVD	----	ITS	SMOD	BRS	DPS	CP
Bit	7	6	5	4	3	2	1	0
Type	R/W	R	X	R/W	R/W	R/W	R/W	R

LVD_EN

Low voltage detect enable :

1: Enable

LVD

Low voltage detect status. :

1: Low voltage occur

ITS

MCU instruction timing select. :

0 : 1T

1 : 2T

SMOD

Serial Port (UART) baud rate select.

BRS

Serial Port (UART) baud rate generator select.

DPS

Data pointer register select :

0 : Select DPTR Register DP0H, DP0L

1 : Select DPTR Register DP1H, DP1L

CP

Code protect :

0 : Non-protect

1 : Protect

14.1.8 RCON (Internal RAM Control Register)

256 bytes of on-chip expanded RAM are provided and can be accessed by external memory addressing method only (instruction **MOVX**). The address space of instruction **MOVX @Ri,A** ($i = 0, 1$) is determined by **RCON** [7:0] of **RCON**. The default setting of **RCON** [7:0] is F0H.

RCON		Address = 86H				Reset Value = 11110000B			
Internal RAM Control Register									
		RCON[7:0]							
Bit		7	6	5	4	3	2	1	0
Type		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.2 GPIO

Four I/O ports are available: **Port0**, **Port1**, **Port2**, and **Port3**.

All 25 port pins on XN3700 can configure to one of four modes : quasi-bidirectional (standard 8051 port outputs), push-pull output, open drain output, or input-only. All port pins default to input-only mode after reset. Two configuration registers (**PINSETx**, **PINCONFGx**) for each port select the output mode for each port pin.

SFR	Description	address	Reset value
P0	Port 0	80H	FFH
P1	Port 1	90H	FFH
P2	Port 2	A0H	FFH
P3	Port 3	B0H	FFH
PINCONG1	Pin Configure Register 1	F8H	AAH
PINCONG2	Pin Configure Register 2	F9H	AAH
PINCONG3	Pin Configure Register 3	FAH	A0H
PINCONG4	Pin Configure Register 4	FBH	AAH
PINCONG5	Pin Configure Register 5	FCH	AAH
PINCONG6	Pin Configure Register 6	FDH	A0H
PINCONG7	Pin Configure Register 7	C7H	20H
PINSET1	Pin I/O Setting Register 1	F1H	AAH
PINSET2	Pin I/O Setting Register 2	F2H	AAH
PINSET3	Pin I/O Setting Register 3	F3H	0AH
PINSET4	Pin I/O Setting Register 4	F4H	00H
PINSET5	Pin I/O Setting Register 5	F5H	80H
PINSET6	Pin I/O Setting Register 6	F6H	2AH
PINSET7	Pin I/O Setting Register 7	F7H	FFH

14.2.1 Port

P0		Address = 80H Reset Value = 1111111B						
Port 0								
Bit Type	---	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
	7	6	5	4	3	2	1	0
	X	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P1		Address = 90H Reset Value = 1111111B						
Port 1								
Bit Type	---	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
	7	6	5	4	3	2	1	0
	X	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P2		Address = A0H Reset Value = 1111111B						
Port 2								
Bit Type	P2.7	P2.6	P2.5	P2.4	P2.3	---	---	---
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	X	X	X

P3		Address = B0H Reset Value = 1111111B						
Port 3								
Bit Type	---	---	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
	7	6	5	4	3	2	1	0
	X	X	R/W	R/W	R/W	R/W	R/W	R/W

PINCONG5		Address = FCH		Reset Value = 10101010B				
Pin Configure Register 5								
Bit Type	OCPNCONG[1:0]		HWPCONG[1:0]		HVPCONG[1:0]		HUPCONG[1:0]	
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
00 : Quasi-bidirectional(standard 8051 port outputs)								
01 : Push-pull output								
10 : Input-only (High impedance)								
11 : Open drain output								

PINCONG6		Address = FDH		Reset Value = 10100000B				
Pin Configure Register 6								
Bit Type	HVNCONG[1:0]		HUNCONG[1:0]		RXCONG[1:0]		TXCONG[1:0]	
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
00 : Quasi-bidirectional(standard 8051 port outputs)								
01 : Push-pull output								
10 : Input-only (High impedance)								
11 : Open drain output								

PINCONG7

Address = C7H

Reset Value = 00100000B

Pin Configure Register 7

	----	----	HWNCONG[1:0]		HWNSET[1:0]		HVNSET[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	X	X	R/W	R/W	R/W	R/W	R/W	R/W

CONG[1:0]

00 : Quasi-bidirectional(standard 8051 port outputs)

01 : Push-pull output

10 : Input-only (High impedance)

11 : Open drain output

SET[1:0]

00 : No pull

01 : Pull down

10 : Pull up

11 : No pull

14.2.3 PINSET (Pin I/O Setting Register)

PINSET1		Address = F1H		Reset Value = 10101010B				
Pin I/O Setting Register 1								
Bit Type	CH4SET[1:0]		CH5SET[1:0]		CH6SET[1:0]		CH7SET[1:0]	
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
00 : No pull								
01 : Pull down								
10 : Pull up								
11 : No pull								

PINSET2		Address = F2H				Reset Value = 10101010B			
Pin I/O Setting Register 2									
Bit Type	CH0SET[1:0]		CH1SET[1:0]		CH2SET[1:0]		CH3SET[1:0]		
	7	6	5	4	3	2	1	0	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
00 : No pull									
01 : Pull down									
10 : Pull up									
11 : No pull									

PINSET3		Address = F3H		Reset Value = 00001010B				
Pin I/O Setting Register 3								
Bit Type	XSET[1:0]		USET[1:0]		XTALOSET[1:0]		XTALISET[1:0]	
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
00 : No pull								
01 : Pull down								
10 : Pull up								
11 : No pull								

PINSET4		Address = F4H		Reset Value = 00000000B				
Pin I/O Setting Register 4								
Bit Type	ZSET[1:0]		WSET[1:0]		YSET[1:0]		VSET[1:0]	
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
00 : No pull								
01 : Pull down								
10 : Pull up								
11 : No pull								

PINSET5		Address = F5H		Reset Value = 10000000B				
Pin I/O Setting Register 5								
Bit Type	OCPNSET[1:0]		HWPSET[1:0]		HVPSET[1:0]		HUPSET[1:0]	
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
00 : No pull								
01 : Pull down								
10 : Pull up								
11 : No pull								

PINSET6

Address = F6H

Reset Value = 00101010B

Pin I/O Setting Register 6

Bit Type	HUNSET[1:0]		MOCS	GPWMS	RXSET[1:0]		TXSET [1:0]	
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TXSET[1:0], RXSET[1:0], HUNSET[1:0]

00 : No pull

01 : Pull down

10 : Pull up

11 : No pull

MOCS

0 : U、V、W、X、Y、Z、HUP、HUN、HVP、HVN、HWP、HWN、OCPN is GPIO

1 : U、V、W、X、Y、Z、HUP、HVP、HWP、OCPN is MOC interface. If MOCS = '1' and MCONT2.0 = '1', HUN、HVN、HWN is MOC interface.


GPWMS

0 : CH0 is GPIO or AD

1 : CH0 is GPWM

14.3 Clock Structure

The clock source of the device may be either external, or internal. The external crystal (12MHz) is connect to pins **XTALI** and **XTALO**. The internal clock source (on-chip oscillator) is run at 12MHz. The choice of internal, or external, clock source is setting by **Writer**.



14.4 Timer

The **XN3700** has three 16-bit timer/counter registers: **Timer0**, **Timer1** and **Timer2**. All can be configured for counter, or timer, operations. In addition to the “timer” or “counter” selection, **Timer0** and **Timer1** have four operating modes from which to select which are selected by bit-pairs (**M1**, **M0**) in **TMOD**. Modes 0, 1, and 2 are the same for both timer/counters. Mode 3 is different.

	Timer0	Timer1	Timer2
Mode 0	13-bit timer/counter	13-bit timer/counter	13-bit timer/counter
Mode 1	16-bit timer/counter	16-bit timer/counter	16-bit timer/counter
Mode 2	8-bit auto-reload timer/counter	8-bit auto-reload timer/counter	8-bit auto-reload timer/counter
Mode 3	two independent 8-bit timers/counters	stop	8-bit timers/counters

Two Special Function registers (**TMOD** and **TCON**) are used to select the appropriate mode.

SFR	Description	address	Reset value
PFCON	Peripheral Frequency control Register	D1H	00H
TMOD	Timer 0/1 Mode Register	89H	00H
TCON	Timer 0/1 Control Register	88H	00H
T2CON	Timer2 Control Register	C8H	00H
TH0	Timer0 High byte	8CH	00H
TL0	Timer0 Low byte	8AH	00H
TH1	Timer1 High byte	8DH	00H
TL1	Timer1 Low byte	8BH	00H
TH2	Timer2 High byte	B5H	00H
TL2	Timer2 Low byte	B4H	00H

14.4.1 PFCON (Peripheral Frequency Control Register)

PFCON		Address = D1H		Reset Value = 00000000B				
Peripheral Frequency Control Register								
	----	----	SRELPS[1:0]		T1PS[1:0]		T0PS[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	X	X	R/W	R/W	R/W	R/W	R/W	R/W
SRELPS[1:0] Serial port (UART) Prescaler select : 00 : F_PER/64 01 : F_PER/32 10 : F_PER/16 11 : F_PER/8								
T1PS[1:0] Timer1(T1) Prescaler select : 00 : F_PER/12 01 : F_PER 10 : F_PER/96 11 : ----								
T0PS[1:0] Timer0(T0) Prescaler select : 00 : F_PER/12 01 : F_PER 10 : F_PER/96 11 : ----								

14.4.2 TMOD (Timer 0/1 Mode Register)

TMOD register is used in configuration of MCU **Timer0** and **Timer1**.

TMOD

Address = 89H

Reset Value = 00000000B

Timer 0/1 Mode Register

	GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

GATE1

Timer1 gate control :

If set, enables external gate control (pin INT1N) for Counter1. When INT1N is high, and TR1 bit is set, the Counter1 is incremented every falling edge on INT1N input pin

C/T1

Timer1 counter/timer select :

0 : Timer

1 : Counter

GATE0

Timer 0 gate control :

If set, enables external gate control (pin INT0N) for Counter0. When INT0N is high, and TR0 bit is set, the Counter0 is incremented every falling edge on INT0N input pin

C/T0

Timer0 counter/timer select :

0 : Timer

1 : Counter

T1M1 /T0M1	T1M0 /T0M0	Mode	Function
0	0	Mode0	13-bit Counter/Timer, with 5 lower bits in TL0 (TL1) register and 8 bits in TH0 (TH1) register (for Timer0 or Timer1, respectively). The 3 high-order bits of TL0 (TL1) are zeroed whenever Mode 0 is enabled. (Not auto-reload)
0	1	Mode1	16-bit Counter/Timer. (Not auto-reload)
1	0	Mode2	8-bit auto-reload Counter/Timer. The reload value is kept in TH0 (TH1), while TL0 (TL1) is incremented every clock cycle. Reloaded from TH0 (TH1) at overflow.
1	1	Mode3	For Timer1: Timer1 is stopped. For Timer0: Timer0 acts as two independent 8 bit Timers / Counters – TL0, TH0. (Not auto-reload)

14.4.3 TCON (Timer 0/1 Control Register)

TCON register is used to control operation of these modules. **XN3700** includes two external digital interrupt sources (**INT0N** and **INT1N**), with dedicated interrupt sources. **INT0N** and **INT1N** are configurable as falling edge or low level. The **IT0** and **IT1** bits in **TCON** select level- or edge-sensitive. **IE0** and **IE1** in the **TCON** register serve as the interrupt-pending flags for the **INT0N** and **INT1N** external interrupts, respectively.

TCON

Address = 88H

Reset Value = 00000000B

Timer 0/1 Control Register

	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TF1

Timer1 overflow flag :

Bit set by hardware when Timer1 overflows. This flag can be cleared by software and is automatically cleared when interrupt is processed.

TR1

Timer1 run control :

0 : Stop

1 : Run

TF0

Timer0 overflow flag :

Bit set by hardware when Timer1 overflows. This flag can be cleared by software and is automatically cleared when interrupt is processed.

TR0

Timer0 run control :

0 : Stop

1 : Run

IE1

External interrupt 1 flag :

Set by hardware, when External interrupt (INT1N) is observed. Cleared by hardware when interrupt is processed.

IT1

External interrupt 1 type control :

0 : External interrupt 1 is activated at low level on input pin

1 : External interrupt 1 is activated at falling edge on input pin

IE0

External interrupt 0 flag :

Set by hardware, when External interrupt (INT0N) is observed. Cleared by hardware when interrupt is processed.

IT0 External interrupt 0 type control :

 0 : External interrupt 0 is activated at low level on input pin

 1 : External interrupt 0 is activated at falling edge on input pin

The **TF0**, **TF1** (**Timer0** and **Timer1** overflow flags), **IE0** and **IE1** (External interrupt 0 and 1 flags) will be automatically cleared by hardware when the corresponding service routine is called.

14.4.4 T2CON (Timer2 Control Register)

T2CON is used to control **Timer2** run/stop, mode, prescaler.

T2CON

Address = C8H

Reset Value = 00000000B

Timer2 Control Register

	-----	-----	TF2	TR2	T2M1	T2M0	T2PS1	T2PS0
Bit	7	6	5	4	3	2	1	0
Type	X	X	R/W	R/W	R/W	R/W	R/W	R/W

TF2

Timer2 overflow flag :

Bit set by hardware when Timer2 overflows. This flag can be cleared by software and is automatically cleared when interrupt is processed.

TR2

Timer2 run control :

0 : Stop

1 : Run

T2M1	T2M0	Mode	Function
0	0	Mode0	13-bit Timer, with 5 lower bits in TL2 register and 8 bits in TH2 register.(Not auto-reload)
0	1	Mode1	16-bit Timer. (Not auto-reload)
1	0	Mode2	8 -bit auto-reload Timer. The reload value is kept in TH2, while TL2 is incremented every clock cycle. Reloaded from TH2 at overflow.
1	1	Mode3	8 bit Timers. (Not auto-reload)

T2PS[1:0]

Timer2(T2) Prescaler select :


00 : F_PER /12

01 : F_PER


10 : F_PER /96

11 : -----


14.4.5 Timer0 Mode 0




14.4.6 Timer0 Mode 1




14.4.7 Timer0 Mode 2




14.4.8 Timer0 Mode 3




14.4.9 Timer1 Mode 0




14.4.10 Timer1 Mode 1




14.4.11 Timer1 Mode 2




14.4.12 Timer2 Mode 0




14.4.13 Timer2 Mode 1



14.4.14 Timer2 Mode 2



14.4.15 Timer2 Mode 3



14.5 Watchdog Timer

The Watchdog Timer (**WDT**) is a 8-bit free-running counter that generates a reset signal or interrupt (**WDTC.6**) if it overflows. It can help the application software to recover from an abnormal condition. The **WDT** is independent from **Timer0**, **Timer1**, or **Timer2**. The **F_WDT** is 375KHz, it is from on-chip RC oscillator.




Figure 12.5.1 WDT block diagram

$$\text{WDTCLK} = \text{F_WDT} \times \frac{1}{2^{\text{WDTM}}}$$

$$\text{WDT (8-bit counter) overflow time} = \frac{256}{\text{WDTCLK}}$$

SFR	Description	address	Reset value
RSTS	Reset Source Register	FEH	0AH
TAKEY	Time Access Key Register	FFH	00H
WDTC	Watchdog Timer Control Register	B6H	04H
WDTK	Watchdog Timer Refresh Key	B7H	00H

RSTS

Address = FEH

Reset Value = 00001010B

Reset Source Register

	----	----	----	WDTRF	PINRF[1:0]		PORF[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	R/W	R/W	R/W	R/W	R/W

WDTRF

Watchdog timer reset flag.

This flag is set to 1 if the Watchdog Timer Reset caused the reset.

PINRF[1:0]

$\overline{\text{RST}}$ pin reset flag.

This flag is set to 10b if the $\overline{\text{RST}}$ pin caused the reset.

Clear by firmware.

PORF[1:0]

POR reset flag.

This flag is set to 10b if the POR caused the reset.

Clear by firmware.

14.5.1 WDTC (Watchdog Timer Control Register)

WDTC

Address = B6H

Reset Value = 00000100B

Watchdog Timer Control Register

	----	WDTOS	WDTE	----	WDTM[3:0]			
Bit	7	6	5	4	3	2	1	0
Type	X	R/W	R/W	X	R/W	R/W	R/W	R/W

WDTOS

Watchdog timer overflow select :

0 : When WDT overflow, enable WDT reset.

1 : When WDT overflow, enable WDT interrupt.

WDTE

Watchdog timer enable :

0 : Disable WDT.

1 : Enable WDT.

WDTM[3:0]

WDT clock divider :

$$\text{WDTCLK} = 375\text{KHz} \times \frac{1}{2^{\text{WDTM}}} \quad (\text{default is } 375\text{KHz} / 16)$$

14.5.2 TAKEY (Time Access Key Register)

TAKEY

Address = FFH

Reset Value = 00000000B

Time Access Key Register

	TAKEY[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

WDTC default is read only, must write three specific values 55H, AAH and 5AH to the TAKEY enable the WDTC write available.

The sequence is:

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah

14.5.3 WDTK (Watchdog Timer Refresh Key)

WDTK

Address = B7H

Reset Value = 00000000B

Watchdog Timer Refresh Key

	WDTK[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The application must write 0x55 into the WDTK register, for the Watchdog timer to be cleared.

For example, enable the watchdog with a time-out reset period of 5.461ms.

Following write sequence:

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; WDTC write is available.

MOV WDTC, #23h ; WDTM [3:0] = 0011b. WDTE =1 to enable the WDT.

MOV WDTK, #55h ; Refresh WDT.

14.6 Serial Port (UART)

The Serial Port provides a flexible full-duplex synchronous/asynchronous receiver/transmitter, called **UART**. The communication rate can be set by configuring the baud rate in **SFRs**. The two serial buffers consist of two separate registers, a transmit buffer and a receive buffer. Writing data to the SFR **SBUF**, transfers the data to the serial output buffer and starts the transmission. Reading from the **SBUF**, reads data from the serial receive buffer. The serial port can simultaneously transmit and receive data. It can also buffer 1 byte at receive, which prevents the receive data from being lost if the CPU reads the second byte before the transmission of the first byte is completed.

SFR	Description	address	Reset value
AUX	Auxiliary	8EH	11H
PFCON	Peripheral Frequency Control Register	D1H	00H
SCON	Serial Port Control Register	98H	00H
SBUF	Serial Port Data Buffer	99H	00H
SRELH	Serial Port Reload Register High	9BH	00H
SRELL	Serial Port Reload Register Low	9AH	00H

AUX

Address = 8EH

Reset Value = 00010001B

Auxiliary Register

	LVD_EN	LVD	----	ITS	SMOD	BRS	DPS	CP
Bit	7	6	5	4	3	2	1	0
Type	R/W	R	X	R/W	R/W	R/W	R/W	R

LVD_EN

Low voltage detect enable :

1: Enable

LVD

Low voltage detect status. :

1: Low voltage occur

ITS

MCU instruction timing select. :

0 : 1T

1 : 2T

SMOD

Serial Port (UART) baud rate select.

BRS

Serial Port (UART) baud rate generator select.

DPS

Data pointer register select :

0 : Select DPTR Register DP0H, DP0L

1 : Select DPTR Register DP1H, DP1L

CP Code protect :
0 : Non-protect
1 : Protect

PFCON Address = D1H Reset Value = 0000000B
Peripheral Frequency Control Register

	----	----	SRELPS[1:0]		T1PS[1:0]		T0PS[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	X	X	R/W	R/W	R/W	R/W	R/W	R/W

SRELPS[1:0] Serial port (UART) Prescaler select :
00 : F_PER/64
01 : F_PER/32
10 : F_PER/16
11 : F_PER/8

T1PS[1:0] Timer1(T1) Prescaler select :
00 : F_PER/12
01 : F_PER
10 : F_PER/96
11 : ----

T0PS[1:0] Timer0(T0) Prescaler select :
00 : F_PER/12
01 : F_PER
10 : F_PER/96
11 : ----

14.6.1 SCON (Serial Port Control Register)

The **SCON** register controls the function of Serial Port (**UART**).

SCON

Address = 98H

Reset Value = 0000000B

Serial Port Control Register

Bit Type	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SM0	SM1	Mode	Description	Baud Rate	
0	0	Mode 0	Shift register	F_PER /12	
0	1	Mode 1	8bit UART	Variable	
1	0	Mode 2	9bit UART	Depends on SMOD (AUX.3)	
				SMOD	Baud Rate
				0	F_PER /64
				1	F_PER /32
1	1	Mode 3	9bit UART	Variable	

SM2	Multiprocessor communication enable
REN	Serial reception enable : 0 : Serial reception at Serial Port is disabled. 1 : Serial reception at Serial Port is enabled.
TB8	Transmitter bit 8 : This bit is used while transmitting data through Serial Port in Modes 2 and 3. The state of this bit corresponds with the state of the 9th transmitted bit (e.g. parity check or multiprocessor communication). It is controlled by software.
RB8	Received bit 8 : This bit is used while receiving data through Serial Port 0 in Modes 2 and 3. It reflects the state of the 9th received bit. In Mode 1, if multiprocessor communication is enabled (sm2 = 0), this bit is the stop bit that was received. In Mode 0 this bit is not used.
TI	Transmit interrupt flag : (completion of a serial transmission) It is set by hardware at the end of bit 8 in mode 0 or at the beginning of a stop bit in other modes. It must be cleared by software.
RI	Receive interrupt flag : (It must be cleared by software.) It is set by hardware after completion of a serial reception at Serial Port 0. It is set by hardware at the end of bit 8 in mode 0 or in the middle of a stop bit in other modes.

Serial Port working in modes 1 or mode 3:

When BRS = 0 (AUX.2)

TIPS[1:0] = 00b

$$\text{baud rate} = \frac{2^{\text{SMOD}}}{32 \times (256 - \text{TH1})} \times \frac{\text{F_PER}}{12}$$

TIPS[1:0] = 01b

$$\text{baud rate} = \frac{2^{\text{SMOD}}}{32 \times (256 - \text{TH1})} \times \text{F_PER}$$

TIPS[1:0] = 10b

$$\text{baud rate} = \frac{2^{\text{SMOD}}}{32 \times (256 - \text{TH1})} \times \frac{\text{F_PER}}{96}$$

When BRS = 1 (AUX.2)

SRELPS[1:0] = 00b

$$\text{baud rate} = \frac{2^{\text{SMOD}}}{2^{10} - \text{SREL}[\text{H,L}]} \times \frac{\text{F_PER}}{64}$$

SRELPS [1:0] = 01b

$$\text{baud rate} = \frac{2^{\text{SMOD}}}{2^{10} - \text{SREL}[\text{H,L}]} \times \frac{\text{F_PER}}{32}$$

SRELPS [1:0] = 10b

$$\text{baud rate} = \frac{2^{\text{SMOD}}}{2^{10} - \text{SREL}[\text{H,L}]} \times \frac{\text{F_PER}}{16}$$

SRELPS [1:0] = 11b

$$\text{baud rate} = \frac{2^{\text{SMOD}}}{2^{10} - \text{SREL}[\text{H,L}]} \times \frac{\text{F_PER}}{8}$$

14.6.2 SBUF (Serial Port Data Buffer)

Writing data to this register sets data in serial output buffer and starts the transmission through Serial Port. Reading from the **SBUF**, reads data from the serial receive buffer.

SBUF		Address = 99H				Reset Value = 00000000B			
Serial Port Data Buffer									
		SBUF[7:0]							
Bit		7	6	5	4	3	2	1	0
Type		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.6.3 SREL (Serial Port Reload Register)

Serial Port Reload Register is used for Serial Port baud rate generation. Only 10 bits are used, where 8 bits from the **SRELL** as lower bits and 2 bits from the **SRELH** (SRELH.1, SRELH.0) as higher bits.

SRELH		Address = 9BH		Reset Value = 00000000B				
Serial Port Reload Register High								
	----	----	----	----	----	SREL.9	SREL.8	
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	X	X	X	R/W	R/W

SRELL		Address = 9AH		Reset Value = 00000000B				
Serial Port Reload Register Low								
		SREL[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.7 Power Management

The Power Control Register (**PCON**) is used to control the **XN3700 STOP** and **IDLE** power management modes.

PCON		Address = 87H						Reset Value = 00000000B	
Power Control Register		----	----	----	----	----	----	STOP	IDLE
Bit		7	6	5	4	3	2	1	0
Type		X	X	X	X	X	X	R/W	R/W
STOP	Stop mode bit. Setting this bit activates STOP operation. (read as 0)								
IDLE	Idle mode bit. Setting this bit activates IDLE mode operation. (read as 0)								

14.7.1 STOP MODE

Setting the **STOP** Mode Select bit (**PCON.1**) causes the controller core to enter **STOP** mode as soon as the instruction that sets the bit completes execution. In STOP mode the CPU, GPIO, UART, and Timers are stopped, but the ADC, MOC, and WDT is still work.

STOP mode can terminate by an internal or external reset. On reset, the device performs the normal reset sequence and begins program execution at address 0x0000. The assertion of an enabled interrupt will cause the **STOP** Mode Selection bit (**PCON.1**) to be cleared and the CPU to resume operation.

14.7.2 IDLE MODE

Setting the **IDLE** Mode Select bit (**PCON.0**) causes the hardware to halt the CPU and enter **IDLE** mode as soon as the instruction that sets the bit completes execution.

In **IDLE** mode only the CPU is stop. All internal registers and memory maintain their original data.

IDLE mode can terminate by an internal or external reset. On reset, the device performs the normal reset sequence and begins program execution at address 0x0000. The assertion of an enabled interrupt will cause the **IDLE** Mode Selection bit (**PCON.0**) to be cleared and the CPU to resume operation.

14.8 Reset

The reset logic is used to place the device into a known state.

XN3700 provides Power-on Reset flag, External Reset **RSTN** flag and Watchdog timer Reset flag to monitor reset status. The source of the reset can be monitor.

14.8.1 RSTS (Reset Source Register)

RSTS Address = FEH Reset Value = 00001010B								
Reset Source Register								
Bit Type	----	----	----	WDTRF	PINRF[1:0]		PORF[1:0]	
	7	6	5	4	3	2	1	0
	X	X	X	R/W	R/W	R/W	R/W	R/W
WDTRF Watchdog timer reset flag. This flag is set to 1 if the Watchdog Timer Reset caused the reset.								
PINRF[1:0] RSTN pin reset flag. This flag is set to 10b if the RSTN pin caused the reset. Clear by firmware.								
PORF[1:0] POR reset flag. This flag is set to 10b if the POR caused the reset. Clear by firmware.								

14.9 Interrupt Controller

The **ISR** - Interrupt Service Routine unit, is a subcomponent responsible for interrupt handling. It receives up to **14** interrupt requests. Each interrupt source has its own request flag that is located in devices which is a source of interrupt. No interrupt request flags are located directly in **ISR**. All interrupts are requested by high level on correspondent inputs to **ISR**. Each of the interrupt sources can be individually enabled or disabled by corresponding enable flag in **IEN0**, **IEN1** SFR registers.. Additionally all interrupts can be globally enabled or disabled by the —**EA** flag in the **IEN0** SFR. All interrupt sources are divided into 6 interrupts groups. Each of the interrupt groups can have one of four interrupt priority levels assigned. The interrupt priority level is defined by flags located in the **IP0** and **IP1** SFR registers.

Interrupt Number (use Keil C Tool)	Interrupt Vector Address	Interrupt Request Flags
0	0003H	IE0 –External interrupt 0
1	000BH	TF0 –Timer0 interrupt
2	0013H	IE1 –External interrupt1
3	001BH	TF1 –Timer1 interrupt
4	0023H	SPIF(TI, RI)–Serial port interrupt
5	002BH	TF2 –Timer2 interrupt
6	0033H	----
7	003BH	----

8	0043H	OCPSIF –OCP Short interrupt
9	004BH	HALLIF –HALL interrupt
10	0053H	MPWMMINIF–MPWM MIN interrupt
11	005BH	MPWMMAXIF–MPWM MAX interrupt
12	0063H	GPWMMAXIF –GPWM MAX interrupt
13	006BH	LVDIF –Low voltage detect interrupt
14	0073H	WDTIF –Watchdog timer interrupt
15	007BH	OCPLIF –OCP Limit interrupt

Table14.9.1 Interrupt vectors

Group priority	Interrupt Group	Highest priority in group		Lowest priority in group
Highest	Group0	LVDIF	IE0	-----
	Group1	WDTIF	TF0	-----
	Group2	OCPSIF	HALLIF	IE1
	Group3	MPWMMINIF	MPWMMAXIF	TF1
	Group4	GPWMMAXIF	SPIF(TI, RI)	-----
Lowest	Group5	OCPLIF	2TF2	-----

Table14.9.2 Interrupt Priority Groups

SFR	Description	address	Reset value
IEN0	Interrupt Enable Register 0	A8H	00H
IEN1	Interrupt Enable Register 1	B8H	00H
IRCON1	Interrupt Request Register 1	C0H	00H
IP0	Interrupt Priority Register 0	A9H	00H
IP1	Interrupt Priority Register 1	B9H	00H

14.9.1 IEN0 (Interrupt Enable Register 0)

IEN0		Address = A8H		Reset Value = 00000000B				
Interrupt Enable Register 0								
Bit Type	EA	-----	ET2	ESP	ET1	EX1	ET0	EX0
	7	6	5	4	3	2	1	0
	R/W	X	R/W	R/W	R/W	R/W	R/W	R/W
EA	Interrupts enable : 0 : Disable All interrupts. 1 : Enable interrupt.							
ET2	Timer2 interrupt enable : 0 : Disable Timer2 overflow interrupt. 1 : When EA = 1, enable Timer2 overflow interrupt.							
ESP	Serial port interrupt enable : 0 : Disable Serial port interrupt. 1 : When EA = 1, enable Serial port interrupt.							
ET1	Timer1 interrupt enable : 0 : Disable Timer1 overflow interrupt. 1 : When EA = 1, enable Timer1 overflow interrupt.							
EX1	External interrupt 1 enable : 0 : Disable External interrupt 1. 1 : When EA = 1, enable External interrupt 1.							
ET0	Timer0 interrupt enable : 0 : Disable Timer0 overflow interrupt. 1 : When EA = 1, enable Timer0 overflow interrupt.							
EX0	External interrupt 0 enable : 0 : Disable External interrupt 0. 1 : When EA = 1, enable External interrupt 0.							

14.9.2 IEN1 (Interrupt Enable Register 1)

IEN1

Address = B8H

Reset Value = 00000000B

Interrupt Enable Register 1

	OCPLIE	WDTIE	LVDIE	GPWMIE	MPWMMAXIE	MPWMMINIE	HALLIE	OCPSIE
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

OCPLIE

OCP (Over current protect) Limit interrupt enable :
0 : Disable OCP Limit interrupt .
1 : When EA = 1, enable OCP Limit interrupt.

WDTIE

Watchdog timer interrupts enable :
0 : Disable WDT interrupt.
1 : When EA = 1 and WDTOS = 1, enable WDT overflow interrupt.

LVDIE

LVD (Low voltage detect) interrupt enable :
0 : Disable LVD interrupt.
1 : When EA = 1, enable LVD interrupt.

GPWMIE

GPWM interrupt enable :
0 : Disable GPWM interrupt.
1 : When EA = 1, enable GPWM interrupt.

MPWMMAXIE

MPWM maximum interrupt enable :
0 : Disable MPWM maximum interrupt.
1 : When EA = 1, enable MPWM maximum interrupt.

MPWMMINIE

MPWM minimum interrupt enable :
0 : Disable MPWM minimum interrupt .
1 : When EA = 1, enable MPWM minimum interrupt.

HALLIE

HALL interrupt enable :
0 : Disable HALL interrupt.
1 : When EA = 1, enable HALL interrupt.

OCPSIE

OCP (Over current protect) Short interrupt enable :
0 : Disable OCP Short interrupt .
1 : When EA = 1, enable OCP Short interrupt.

14.9.3 IRCON1 (Interrupt Request Register 1)

IRCON1

Address = C0H

Reset Value = 00000000B

Interrupt Request Register 1

	OCPLIF	WDTIF	LVDIF	GPWMIF	MPWMMAXIF	MPWMMINIF	HALLIF	OCPSIF
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

OCPLIF	OCP Limit interrupt flag.
WDTIF	Watchdog timer interrupts flag.
LVDIF	LVD (Low voltage detect) interrupt flag.
GPWMIF	GPWM interrupt flag.
MPWMMAXIF	MPWM maximum interrupt flag.
MPWMMINIF	MPWM minimum interrupt flag.
HALLIF	HALL interrupt flag.
OCPSIF	OCP Short interrupt flag.

14.9.4 IP (Interrupt Priority Register)

The 14 interrupt sources are grouped into 6 priority groups. For each of the groups, one of four priority levels can be selected. It is achieved by setting appropriate values in **IP0** and **IP1** registers. The contents of the Interrupt Priority Registers define the priority levels for each interrupt source according to the tables below.

IP0		Address = A9H		Reset Value = 00000000B				
Interrupt Priority Register 0								
Bit Type	----	----	G5IP0	G4IP0	G3IP0	G2IP0	G1IP0	G0IP0
	7	6	5	4	3	2	1	0
	X	X	R/W	R/W	R/W	R/W	R/W	R/W
G5IP0	Group5 interrupt priority bit 0							
G4IP0	Group4 interrupt priority bit 0							
G3IP0	Group3 interrupt priority bit 0							
G2IP0	Group2 interrupt priority bit 0							
G1IP0	Group1 interrupt priority bit 0							
G0IP0	Group0 interrupt priority bit 0							

IP1		Address = B9H		Reset Value = 00000000B				
Interrupt Priority Register 1								
Bit Type	----	----	G5IP1	G4IP1	G3IP1	G2IP1	G1IP1	G0IP1
	7	6	5	4	3	2	1	0
	X	X	R/W	R/W	R/W	R/W	R/W	R/W
G5IP1		Group5 interrupt priority bit 1						
G4IP1		Group4 interrupt priority bit 1						
G3IP1		Group3 interrupt priority bit 1						
G2IP1		Group2 interrupt priority bit 1						
G1IP1		Group1 interrupt priority bit 1						
G0IP1		Group0 interrupt priority bit 1						

Level	Priority	GxIP1	GxIP0
Level 0	Lowest	0	0
Level 1		0	1
Level 2		1	0
Level 3	Highest	1	1

15.10-bit Analog-to-Digital Converter (ADC)

The **XN3700** provides eight channels 10-bit ADC. The result of the conversion is provided at **ADCD** [9:0].

SFR	Description	address	Reset value
ADCCONT	ADC Control Register	D2H	80H
ADCSTR	ADC Start Convert and Setting Register	D3H	00H
ADCD1	ADC Data Register 1	D5H	00H
ADCD2	ADC Data Register 2	D6H	00H




Figure15.1 ADC conversion timing

15.1 ADCCONT (ADC Control Register)

ADCCONT

Address = D2H

Reset Value = 1000000B

ADC Control Register

Bit Type	ADCPD	ADCSH[1:0]		ADCDS	ADCCKS	ADCCH[2:0]		
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ADCPD

ADC power down control register :

0 : Normal

1 : Power down

ADCSH[1:0]

ADC sample and hold time : (base on SHCLK)

00 : 1 clock

01 : 2 clock

10 : 3 clock

11 : 4 clock

ADCDS

ADC data select :

	MSB	10 bit result		LSB
0 :	ADCD2[7:0]			ADCD1.1 ADCD1.0
1 :	ADCD1.1	ADCD1.0	ADCD2[7:0]	

ADCCKS

ADC conversion clock select : (ADCCLK)

0 : 4MHz

1 : 2MHz

ADCCH[2:0]

ADC conversion channel select :

000 : CH0

001 : CH1

010 : CH2

011 : CH3

100 : CH4

101 : CH5

110 : CH6

111 : CH7

15.2 ADCSTR (ADC Start Convert and Setting Register)

ADCSTR

Address = D3H

Reset Value = 0000000B

ADC Start Convert and Setting Register

Bit Type	SHCKS[1:0]		----	BUSY	----	----	----	START
	7	6	5	4	3	2	1	0
	R/W	R/W	X	R	X	X	X	W

SHCKS[1:0]

ADC sample and hold clock select : (SHCLK)

00 : 1MHz

01 : 500KHz

10 : 400KHz

11 : 333KHz

BUSY

ADC conversion busy flag :

0 : ADC conversion finish

1 : ADC conversion busy

START

ADC start conversion register : (write 1 only)

1 : ADC start conversion

15.3 ADCD1 (ADC Data Register 1)

ADCD1

Address = D5H

Reset Value = 00000000B

ADC Data Register 1

	----	----	----	----	----	----	ADCD1.1	ADCD1.0
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R

15.4 ADCD2 (ADC Data Register 2)


ADCD2		Address = D6H		Reset Value = 00000000B				
ADC Data Register 2								
		ADCD2[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R

16 General PWM (GPWM)

XN3700 have one 16-bit general PWM output (**PINSET6.4** = „1“) and six 11-bit PWM (compensation with Deadband) for Motor Controller.

GPWM is count up and down timer. (fixed)

SFR	Description	address	Reset value
GPWMCONT	General PWM Control Register	BAH	00H
GPWMMAXH	General PWM Max Register High	BCH	00H
GPWMMAXL	General PWM Max Register Low	BBH	02H
GPWMDYH	General PWM Duty Register High	BEH	FFH
GPWMDYL	General PWM Duty Register Low	BDH	FFH



16.1 GPWMCONT (General PWM Control Register)

GPWMCONT

Address = BAH

Reset Value = 00000000B

General PWM Control Register

	GPWMTR	GPMS[1:0]		----	----	----	GPCKS[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	X	X	X	R/W	R/W

GPWMTR

GPWM timer run control :

0 : Stop

1 : Run

GPMS[1:0]

GPWM output mode select

(SYNC)

00 : Force Low

01 : Force High

10 : Active High

11 : Active Low

GPCKS[1:0]

GPWM clock select :

(SYNC)

00 : 48MHz

01 : 48MHz/2

10 : 48MHz/4

11 : 48MHz/8

16.2 GPWMMAX (General PWM Max Register)

GPWMMAXH (SYNC)		Address = BCH		Reset Value = 00000000B				
General PWM Max Register High								
		GPWMMAXH[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

GPWMMAXL (SYNC)		Address = BBH		Reset Value = 00000010B				
General PWM Max Register Low								
		GPWMMAXL[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


16.3 GPWMDY (General PWM Duty Register)

GPWMDYH (SYNC)		Address = BEH		Reset Value = 1111111B				
General PWM Duty Register High								
		GPWMDYH[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

GPWMDYL (SYNC)		Address = BDH		Reset Value = 1111111B				
General PWM Duty Register Low								
		GPWMDYL[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

17. Capture

SFR	Description	address	Reset value
CAPCONT	Capture Control Register	D8H	03H
CAPH_H	Capture High-level Count High	CBH	00H
CAPH_L	Capture High-level Count Low	CCH	00H
CAPT_H	Capture Total Count High	C9H	00H
CAPT_L	Capture Total Count Low	CAH	00H



17.1 CAPCONT (Capture Control Register)

CAPCONT

Address = D8H

Reset Value = 00000011B

Capture Control Register

	----	----	----	CAPPINSEL	----	CAPCKS[2:0]		
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	R/W	X	R/W	R/W	R/W

CAPPINSEL

Capture input pin select :

0 : CAP2(PIN CH7)

1 : CAP1(PIN CH0)

CAPCKS[2:0]

Capture clock select :

000 : 48MHz/4

100 : 48MHz/64

001 : 48MHz/8

101 : 48MHz/128

010 : 48MHz/16

110 : 48MHz/256

011 : 48MHz/32

111 : 48MHz/512

17.2 CAPT (Capture Total Count)

CAPT_H		Address = C9H		Reset Value = 00000000B				
Capture Total Count High								
		CAPT[15:8]						
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R

CAPT_L		Address = CAH		Reset Value = 00000000B				
Capture Total Count Low								
		CAPT[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R

17.3 CAPH (Capture High-level Count)

CAPH_H		Address = CBH		Reset Value = 00000000B				
Capture High-level Count High								
		CAPH[15:8]						
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R

CAPH_L		Address = CCH		Reset Value = 00000000B				
Capture High-level Count Low								
		CAPH[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R

18. Addition and Subtraction Unit (ASU)

ASU provides 32-bit Addition and Subtraction calculation.

SFR	Description	address	Reset value
AS_MD_CONT	ASU and MDU Control Register	E1H	10H
ASUD1_1	ASU Data 1 byte 1	E8H	00H
ASUD1_2	ASU Data 1 byte 2	E9H	00H
ASUD1_3	ASU Data 1 byte 3	EAH	00H
ASUD1_4	ASU Data 1 byte 4	EBH	00H
ASUD2_1	ASU Data 2 byte 1	ECH	00H
ASUD2_2	ASU Data 2 byte 2	EDH	00H
ASUD2_3	ASU Data 2 byte 3	EEH	00H
ASUD2_4	ASU Data 2 byte 4	EFH	00H
ASUR1	ASU Result Register 1	DCH	00H
ASUR2	ASU Result Register 2	DDH	00H
ASUR3	ASU Result Register 3	DEH	00H
ASUR4	ASU Result Register 4	DFH	00H

	MSB			LSB
ASUD1	ASUD1_4	ASUD1_3	ASUD1_2	ASUD1_1
ASUD2	ASUD2_4	ASUD2_3	ASUD2_2	ASUD2_1
ASUR	ASUR4	ASUR3	ASUR2	ASUR1

Addition Calculation (AS_MD_CONT.0 = 0)	ASUR = ASUD1 + ASUD2	ASUR4 limit at 0x7F
Subtraction Calculation (AS_MD_CONT.0 = 1)	ASUR = ASUD1 – ASUD2	ASUR4 limit at 0x81

18.1 AS_MD_CONT (ASU and MDU Control Register)

AS_MD_CONT		Address = E1H		Reset Value = 00010000B				
ASU and MDU Control Register								
	----	----	----	MDUF	----	----	MDUS	ASUS
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	R	X	X	R/W	R/W
MDUF	MDU finish flag : 0 : MDU busy. 1 : MDU calculation finished.							
MDUS	MDU Signed select : 0 : Signed calculation. 1 : Unsigned calculation.							
ASUS	ASU Subtraction select : 0 : Addition calculation. 1: Subtraction calculation.							

18.2 ASUD1 (ASU Data 1)

ASUD1_1		Address = E8H		Reset Value = 00000000B				
		ASUD1_1[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUD1_2		Address = E9H		Reset Value = 00000000B				
		ASUD1_2[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUD1_3		Address = EAH		Reset Value = 00000000B				
		ASUD1_3[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUD1_4		Address = EBH		Reset Value = 00000000B				
		ASUD1_4[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

18.3 ASUD2 (ASU Data 2)

ASUD2_1		Address = ECH		Reset Value = 00000000B				
		ASUD2_1[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUD2_2		Address = EDH		Reset Value = 00000000B				
		ASUD2_2[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUD2_3		Address = EEH		Reset Value = 00000000B				
		ASUD2_3[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUD2_4		Address = EFH		Reset Value = 00000000B				
		ASUD2_4[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

18.4 ASUR (ASU Result Register)

ASUR1		Address = ECH		Reset Value = 00000000B				
		ASUR1[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUR2		Address = EDH		Reset Value = 00000000B				
		ASUR2[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUR3		Address = EEH		Reset Value = 00000000B				
		ASUR3[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASUR4		Address = EFH		Reset Value = 00000000B				
		ASUR4[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

19. Multiplication and Division Unit (MDU)

The **MDU** is an on-chip arithmetic co-processor which enables the **XN3700** to perform additional extended arithmetic operations. All operations are signed/unsigned integer operations. Operands and results are stored in **MD0 – MD5** registers. The module is controlled by the **AS_MD_CONT** and **MD_CONT** register. Any calculation of the **MDU** overwrites its operands. The **MDU** support five operations: Division 32-bit/16-bit, Division 16-bit/16-bit, Multiplication, Shift and Normalize.

SFR	Description	address	Reset value
AS_MD_CONT	ASU and MDU Control Register	E1H	10H
MD_CONT	MDU Control Register	DBH	00H
MD0	Multiplication Division Register 0	E2H	00H
MD1	Multiplication Division Register 1	E3H	00H
MD2	Multiplication Division Register 2	E4H	00H
MD3	Multiplication Division Register 3	E5H	00H
MD4	Multiplication Division Register 4	E6H	00H
MD5	Multiplication Division Register 5	E7H	00H

19.1 AS_MD_CONT (ASU and MDU Control Register)

AS_MD_CONT				Address = E1H		Reset Value = 00010000B		
ASU and MDU Control Register								
Bit Type	----	----	----	MDUF	----	----	MDUS	ASUS
	7	6	5	4	3	2	1	0
	X	X	X	R	X	X	R/W	R/W
MDUF	MDU finish flag : 0 : MDU busy. 1 : MDU calculation finished.							
MDUS	MDU Signed select : 0 : Signed calculation. 1 : Unsigned calculation.							
ASUS	ASU Subtraction select : 0 : Addition calculation. 1: Subtraction calculation.							

19.2 MD_CONT (MDU Control Register)

MD_CONT

Address = DBH

Reset Value = 00010000B

MDU Control Register

Bit Type	MDEF	MDOV	SLR	SC[4:0]				
	7	6	5	4	3	2	1	0
	R	R	R/W	R/W	R/W	R/W	R/W	R/W

MDEF

MDU Error flag :

Indicates an improperly performed operation (when one of the arithmetic operations has been restarted or interrupted by a new operation).

MDOV

MDU Overflow flag :

Overflow occurrence in the MDU operation.

SLR

Shift direction :

0 : shift left operation

1 : shift right operation

SC[4:0]

Shift counter :

When set to all '0's, normalize operation is selected. After normalization, the SC[4:0] contain the number of normalizing shifts performed.

When at least one of these bit is set high shift operation is selected. The number of shifts performed is determined by the number written to SC[4:0], where SC.4 is the MSB.

19.2.1 MDEF

The **MDEF** error flag indicates an improperly performed operation (when one of the arithmetic operations has been restarted or interrupted by a new operation). The error flag mechanism is automatically enabled with the first write operation to **MD0** and disabled with the final read instruction from **MD3** (multiplication or shift/norm) or **MD5** (division) in phase three.

The error flag is set when:

There is a write access to MDx registers (any of **MD0 - MD5** and **MD_CONT**) during phase two of **MDU** operation (restart or calculations interrupting) There is a read access to one of MDx registers during phase two of MDU operation when the error flag mechanism is enabled. In such condition error flag is set but the calculation is not interrupted. The error flag is reset only after read access to **MD_CONT** register. The error flag is read only.

19.2.2 MDOV

The **MDOV** overflow flag is set when one of the following conditions occurs: Division by zero
Multiplication with a result greater than FFFFH

Start of normalizing if the („**MD3.7**“ = „1“) most significant bit of **MD3** is set Any operation of the **MDU** that does not match the above conditions clears the overflow flag. Note that the overflow flag is exclusively controlled by hardware. It cannot be written.

19.3 MD0 – MD5 (Multiplication Division Register)

MD0		Address = E2H				Reset Value = 00000000B		
Multiplication Division Register 0								
		MD0[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MD1		Address = E3H		Reset Value = 00000000B				
Multiplication Division Register 1								
		MD1[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MD2		Address = E4H				Reset Value = 00000000B		
Multiplication Division Register 2								
		MD2[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MD3		Address = E5H				Reset Value = 00000000B		
Multiplication Division Register 3								
		MD3[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MD4		Address = E6H		Reset Value = 00000000B				
Multiplication Division Register 4								
		MD4[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MD5		Address = E7H		Reset Value = 00000000B				
Multiplication Division Register 5								
		MD5[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

19.4 MDU Operation Description

The operation of the **MDU** consists of three phases:

19.4.1 Loading the MDx registers

The type of calculation the **MDU** has to perform is selected by the order in which the MDx registers are written to. A write to **MD0** is the first transfer to be done in any case. Next writes must be done as shown in the table below to determine the **MDU** operation. The last write will start the selected operation.

Operation	32-bit/16-bit	16-bit/-16bit	16-bit x 16-bit	Shift/ normalizing
First write	MD0 Dividend Low	MD0 Dividend Low	MD0 Multiplicand Low	MD0 LSB
	MD1 Dividend	MD1 Dividend High	MD4 Multiplier Low	MD1
	MD2 Dividend		MD1 Multiplicand High	MD2
	MD3 Dividend High			MD3 MSB
	MD4 Divisor Low	MD4 Divisor Low		
Last write	MD5 Divisor High	MD5 Divisor High	MD5 Multiplier High	MD_CONT start conversion

19.4.2 Executing calculation

During the calculation period, the **MDU** works in parallel to the CPU. When the calculation is complete, the hardware will set the **MDUF** bit to one (**MDUF** = „1“).

The flag will be cleared at the next calculation.

The following table provides the execution time for each mathematical operation.

Operation	Number of clock cycles	
Division 32-bit/16-bit	17 clock cycles	
Division 16-bit/16-bit	9 clock cycles	
Multiplication	11 clock cycles	
Shift	Min 3 clock cycles (SC = 01H)	Max 18 clock cycles (SC = 1FH)
Normalize	Min 4 clock cycles (SC <= 01H)	Max 19 clock cycles (SC = 1FH)

19.4.3 Reading the result from the MDx registers

The Read-out sequence of the first “MDx” registers is not critical.

32-bit/16-bit	16-bit/16-bit	16-bit x 16-bit	Shift/ normalizing
MD0 Quotient Low	MD0 Quotient Low	MD0 Product Low	MD0 LSB
MD1 Quotient	MD1 Quotient High	MD1 Product	MD1
MD2 Quotient		MD2 Product	MD2
MD3 Quotient High			
MD4 Remainder Low	MD4 Remainder Low		
MD5 Remainder High	MD5 Remainder High	MD3 Product High	MD3 MSB

19.4.4 Shifting

In shift operation, 32-bit integer variable stored in **MD0** to **MD3** registers (the latter contains the most significant byte) is shifted left or right by a specified number of bits. The **SLR** bit (**MD_CONT.5**) defines the shift direction, and bits **SC[4:0]** (**MD_CONT.4 – MD_CONT.0**) specifies the shift count (which must not be 0). During shift operation, zeroes come into the left end of **MD3** for shifting right or right end of the **MD0** for shifting left.

19.4.5 Normalizing

All leading zeroes of 32-bit integer variable stored in **MD0** to **MD3** registers, the latter contains the most significant byte are removed by shift left operations. The whole operation is completed when the MSB (most significant bit) of **MD3** register contains a „1„. After normalizing, bits **SC[4:0]** (**MD_CONT.4 – MD_CONT.0**) contain the number of shift left operations, which were done.

20. Motor Controller (MOC)

20.1 HALL Interface

SFR	Description	address	Reset value
HALLDBT	Hall De-bounce Time Register	9CH	0EH
HALLSET1	Hall Setting Register 1	91H	45H
HALLSET2	Hall Setting Register 2	92H	26H
HALLSET3	Hall Setting Register 3	93H	13H
HALLST	Hall Status Register	94H	XXH
ROTORSPEEDH	Rotor Speed Count Register High	97H	FFH
ROTORSPEEDL	Rotor Speed Count Register Low	96H	FFH
VRHALL	Virtual Hall Register	D9H	05H

MCONT1

Address = 9DH

Reset Value = X0110000B

Motor Control Register 1

Bit Type	----	HCKS[2:0]			HALLALS	DMS	MPWMA	AMDS
	7	6	5	4	3	2	1	0
	X	R/W	R/W	R/W	R/W	R/W	R/W	R/W

HCKS[2:0] Hall clock select :

000 : 48MHz/4

100 : 48MHz/64

001 : 48MHz/8

101 : 48MHz/128

010 : 48MHz/16

110 : 48MHz/256

011 : 48MHz/32

111 : 48MHz/512

HALLALS Hall alignment select :

0 : Line voltage (Line to Line)

1 : Phase voltage

DMS Driving mode select :

0 : 120° Square-Wave

1 : Sin-Wave

MPWMA MPWM auto mode :

0 : Disable. (control by firmware)

1 : Enable. (control by MOC)

AMDS Auto mode direction select :

0 : When MPWMA = '1', driving direction is forward.

1 : When MPWMA = '1', driving direction is reverse.

MCONT2

Address = A2H

Reset Value = 00000000B

Motor Control Register 2

	MPWMTR	HYS_ADJ[2:0]			----	VRHS	AOCPS	HES
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	X	R/W	R/W	R/W

MPWMTR

MPWM timer run control :

0 : Stop

1 : Run

HYS_ADJ[2:0]

Hall element Hysteresis select:

0xx : 21mV

100 : 11mV

101 : 15mV

110 : 25mV

111 : 29mV

VRHS

Virtual Hall select :

0 : Real Hall. (HALL U, HALL V, HALL W)

1 : Virtual Hall.

AOCPS

Analog OCP select :

0 : Digital OCP

1 : Analog OCP

HES

Hall element select :

0: Hall sensor

1: Hall element

20.1.1 HALLDBT (Hall De-bounce Time Register)

HALLDBT

Address = 9CH

Reset Value = 00001110B

Hall De-bounce Time Register

	----	----	HALLDBT[5:0]					
Bit	7	6	5	4	3	2	1	0
Type	X	X	R/W	R/W	R/W	R/W	R/W	R/W

HALLDBT is use to filter the HALL signal.

De-bounce time = $\frac{1}{\frac{48MHz}{16}} \times HALLDBT[5:0]$


20.1.2 HALLSET (Hall Setting Register 1, 2, 3)

HALLSET define forward direction HALL sequence.

① Hall alignment select **HALLALS** = 0 (MCONT1)

Line Voltage (Line to Line) sequence is V_{uv} leads V_{vw} by 120 degrees and V_{vw} leads V_{wu} by 120 degrees. (Forward direction define in **XN3700**)


Hall signal is alignment with Line Voltage.



② Hall alignment select **HALLALS = 1 (MCONT1)**

Phase Voltage sequence is Vu leads Vv by 120 degrees and Vv leads Vw by 120 degrees. (Forward direction define in **XN3700**)

Hall signal is alignment with Phase Voltage.



HALLSET1 (SYNC) Address = 91H Reset Value = 01000101B

Hall Setting Register 1

	----	HALLSET1_2[2:0]			----	HALLSET1_1[2:0]		
Bit	7	6	5	4	3	2	1	0
Type	X	R/W	R/W	R/W	X	R/W	R/W	R/W

[2] : HALL U status. [1] : HALL V status. [0] : HALL W status.

HALLSET2 (SYNC) Address = 92H Reset Value = 00100110B
Hall Setting Register 2

	-----	HALLSET2_2 [2:0]			-----	HALLSET2_1 [2:0]		
Bit	7	6	5	4	3	2	1	0
Type	X	R/W	R/W	R/W	X	R/W	R/W	R/W

[2] : HALL U status. [1] : HALL V status. [0] : HALL W status.

HALLSET3 (SYNC) Address = Reset Value = 00010011B
93H

Hall Setting Register 3

	-----	HALLSET3_2 [2:0]			-----	HALLSET3_1 [2:0]		
Bit	7	6	5	4	3	2	1	0
Type	X	R/W	R/W	R/W	X	R/W	R/W	R/W

[2] : HALL U status. [1] : HALL V status. [0] : HALL W status.

20.1.3 HALLST (Hall Status Register)

HALLST Address = 94H Reset Value = xxxxxxxxB
Hall Status Register

	-----	H_OLD [2:0]			-----	H_NEW [2:0]		
Bit	7	6	5	4	3	2	1	0
Type	X	R	R	R	X	R	R	R

H_OLD [2:0] Hall old status :

[2] : HALL U status. [1] : HALL V status. [0] : HALL W status.

H_NEW [2:0] Hall new status :


[2] : HALL U status. [1] : HALL V status. [0] : HALL W status.

20.1.4 ROTORSPEED (Rotor Speed Count Register)

ROTORSPEED is a 16-bit counter (counter is limit at FFFFH). Clock source is depends on **HCKS** (**MCONT1** reg.). The counter input is **HALL U**.

ROTORSPEEDH		Address = 97H		Reset Value = 1111111B				
Rotor Speed Count Register High								
ROTORSPEED[15:8]								
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R

ROTORSPEEDL		Address = 96H		Reset Value = 1111111B				
Rotor Speed Count Register Low								
		ROTORSPEED[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R	R	R	R	R	R	R	R



20.1.5 VRHALL(Virtual Hall Register)

VRHALL		Address = D9H		Reset Value = 00000101B				
Virtual Hall Register								
	----	----	----	----	----	VRH[2:0]		
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	X	X	R/W	R/W	R/W
VRH[2:0] Virtual Hall value. VRH.2 is Virtual HALL U. VRH.1 is Virtual HALL V. VRH.0 is Virtual HALL W.								

20.2 Motor PWM Engine

MPWM is count up and down timer. (fixed)

SFR	Description	address	Reset value
MCONT1	Motor Control Register 1	9DH	X011 0000B
MCONT2	Motor Control Register 2	A2H	00H
MPWMMAXH	Motor PWM Max Register High	A4H	00H
MPWMMAXL	Motor PWM Max Register Low	A3H	02H
MPWMDYUH	Motor PWM Duty Register U High (Phase U)	A6H	07H
MPWMDYUL	Motor PWM Duty Register U Low (Phase U)	A5H	FFH
MPWMDYVH	Motor PWM Duty Register V High (Phase V)	ABH	07H
MPWMDYVL	Motor PWM Duty Register V Low (Phase V)	AAH	FFH
MPWMDYWH	Motor PWM Duty Register W High (Phase W)	AEH	07H
MPWMDYWL	Motor PWM Duty Register W Low (Phase W)	ADH	FFH
MPWMDDB	Motor PWM Deadband Register	A7H	00H
MPWMCONT1	MPWM Control Register 1	B1H	00H
MPWMCONT2	MPWM Control Register 2	B2H	00H
MPWMINV	MPWM Inverse Selection Register	B3H	00H

20.2.1 MCONT1 (Motor Control Register 1)

MCONT1

Address = 9DH

Reset Value = X0110000B

Motor Control Register 1

Bit Type	----	HCKS[2:0]			HALLALS	DMS	MPWMA	AMDS
	7	6	5	4	3	2	1	0
	X	R/W	R/W	R/W	R/W	R/W	R/W	R/W

HCKS[2:0] Hall clock select :

000 : 48MHz/4

100 : 48MHz/64

001 : 48MHz/8

101 : 48MHz/128

010 : 48MHz/16

110 : 48MHz/256

011 : 48MHz/32

111 : 48MHz/512

HALLALS Hall alignment select :

0 : Line voltage (Line to Line)

1 : Phase voltage

DMS Driving mode select :

0 : 120° Square-Wave

1 : Sin-Wave

MPWMA MPWM auto mode :

0 : Disable. (control by firmware)

1 : Enable. (control by MOC)

AMDS Auto mode direction select :

0 : When MPWMA = '1', driving direction is forward.

1 : When MPWMA = '1', driving direction is reverse.

20.2.2 MCONT2 (Motor Control Register 2)

MCONT2

Address = A2H

Reset Value = 00000000B

Motor Control Register 2

Bit Type	MPWMTR	HYS_ADJ[2:0]			----	VRHS	AOCPS	HES
	7	6	5	4	3	2	1	0
	R/W	R/W	R/W	R/W	X	R/W	R/W	R/W

MPWMTR

MPWM timer run control :

0 : Stop

1 : Run

HYS_ADJ[2:0]

Hall element Hysteresis select:

0xx : 21mV

100 : 11mV

101 : 15mV

110 : 25mV

111 : 29mV

VRHS

Virtual Hall select :

0 : Real Hall. (HALL U, HALL V, HALL W)

1 : Virtual Hall.

AOCPS

Analog OCP select :

0 : Digital OCP

1 : Analog OCP

HES

Hall element select :

0: Hall sensor

1: Hall element


20.2.3 MPWMMAX (Motor PWM Max Register)

MPWM is 11-bit timer. The frequency of MPWM timer is 48MHz. (fixed)

MPWM is count up and down timer. (fixed)

MPWMMAXH (SYNC)		Address = A4H			Reset Value = 00000000B			
Motor PWM Max Register High								
Bit Type	----	----	----	----	----	MPWMMAX[10:8]		
	7	6	5	4	3	2	1	0
	X	X	X	X	X	R/W	R/W	R/W

MPWMMAXL (SYNC)		Address = A3H		Reset Value = 00000010B				
Motor PWM Max Register Low								
		MPWMMAX[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



20.2.4 MPWMDY (Motor PWM Duty Register)

MPWM is 11-bit timer.

MPWMDYU is phase U PWM duty. MPWMDYV is phase V PWM duty.

MPWMDYW is phase W PWM duty.

MPWMDYUH (SYNC) Address = A6H Reset Value = 00000111B

Motor PWM Duty Register U High (Phase U)

	----	----	----	----	----	MPWMDYU[10:8]		
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	X	X	R/W	R/W	R/W

MPWMDYUL (SYNC) Address = A5H Reset Value = 11111111B

Motor PWM Duty Register U Low (Phase U)

	MPWMDYU[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MPWMDYVH (SYNC) Address = ABH Reset Value = 00000111B

Motor PWM Duty Register V High (Phase V)

	----	----	----	----	----	MPWMDYV[10:8]		
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	X	X	R/W	R/W	R/W

MPWMDYVL (SYNC)

Address = AAH

Reset Value = 1111111B

Motor PWM Duty Register V Low (Phase V)

	MPWMDYV[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MPWMDYWH (SYNC)

Address = AEH

Reset Value = 00000111B

Motor PWM Duty Register W High (Phase W)

	----	----	----	----	----	MPWMDYW[10:8]		
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	X	X	R/W	R/W	R/W

MPWMDYWL (SYNC)		Address = ADH		Reset Value = 1111111B				
Motor PWM Duty Register W Low (Phase W)								
		MPWMDYW[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

20.2.5 MPWMDDB (Motor PWM Deadband Register)

Compensation PWM output with Deadband is use to prevent short-thought between high-side and low-side power device.

The frequency of **MPWMDDB** is 48MHz. (fixed)

MPWMDB (SYNC)		Address = A7H		Reset Value = 00000000B				
Motor PWM Deadband Register								
		MPWMDB[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

20.2.6 MPWMCONT1 (MPWM Control Register 1)

Motor High-side PWM output mode select :

MPWMCONT1 (SYNC) Address = B1H Reset Value = 0000000B								
MPWM Control Register 1								
	----	----	PWMW[1:0]		PWMV[1:0]		PWMU[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	X	X	R/W	R/W	R/W	R/W	R/W	R/W
PWMW	Phase W High-side (W) output mode select : 00 : Force Low 01 : Force High 10 : Active High 11 : Active Low							
PWMV	Phase V High-side (V) output mode select : 00 : Force Low 01 : Force High 10 : Active High 11 : Active Low							
PWMU	Phase U High-side (U) output mode select : 00 : Force Low 01 : Force High 10 : Active High 11 : Active Low							

20.2.7 MPWMCONT2 (MPWM Control Register 2)

Motor Low-side PWM output mode select :

MPWMCONT2 (SYNC) Address = B2H Reset Value = 00000000B

MPWM Control Register 2

	----	----	PWMZ[1:0]		PWMY[1:0]		PWMX[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	X	X	R/W	R/W	R/W	R/W	R/W	R/W

PWMZ Phase W Low-side (Z) output mode select :
00 : Force Low
01 : Force High
10 : Active High
11 : Active Low

PWMY Phase V Low-side (Y) output mode select :
00 : Force Low
01 : Force High
10 : Active High
11 : Active Low

PWMX Phase U Low-side (X) output mode select :
00 : Force Low
01 : Force High
10 : Active High
11 : Active Low

20.2.8 MPWMINV (MPWM Inverse Selection Register)

Motor six PWM output Inverse select :

MPWMINV (SYNC) Address = B3H Reset Value = 00000000B

MPWM Inverse Selection Register

Bit Type	----	----	ZINV	WINV	YINV	VINV	XINV	UINV
	7	6	5	4	3	2	1	0
	X	X	R/W	R/W	R/W	R/W	R/W	R/W

ZINV Low-side PWM Z output inverse select :
0 : Non-inverse
1 : Inverse

WINV High-side PWM W output inverse select :
0 : Non-inverse
1 : Inverse


YINV Low-side PWM Y output inverse select :
0 : Non-inverse
1 : Inverse

VINV High-side PWM V output inverse select :
0 : Non-inverse
1 : Inverse

XINV Low-side PWM X output inverse select :
0 : Non-inverse
1 : Inverse

UINV High-side PWM U output inverse select :
0 : Non-inverse
1 : Inverse

48MHz 
MPWMMAX[H,L]



20.3 Space Vector PWM (SVPWM)

SFR	Description	address	Reset value
SVPWMAMPH	SVPWM Amplitude Register High	C4H	00H
SVPWMAMPL	SVPWM Amplitude Register Low	C3H	00H
SVPWMAMPFT	SVPWM Amplitude Fine-Tune Register	DAH	00H
SVPWMANG	SVPWM Angle Register	C1H	00H
AS	Angle Shift Control Register	8FH	00H

20.3.1 SVPWMAMP (SVPWM Amplitude Register)

SVPWMAMP is control by user.

SVPWMAMPH (SYNC) Address = C4H Reset Value = 00000000B

SVPWM Amplitude Register High

	----	----	----	----	----	SVPWMAMP[10:8]		
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	X	X	R/W	R/W	R/W

SVPWMAMPL (SYNC) Address = C3H Reset Value = 00000000B

SVPWM Amplitude Register Low

	SVPWMAMP[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

20.3.2 SVPWMAMPFT (SVPWM Amplitude Fine-Tune Register)

SVPWMAMPFT		Address = DAH		Reset Value = 00000000B				
SVPWM Amplitude Fine-Tune Register								
	----	----	----	----	----	SVPWMAMPFT[2:0]		
Bit	7	6	5	4	3	2	1	0
Type	X	X	X	X	X	R/W	R/W	R/W

20.3.3 SVPWMANG (SVPWM Angle Register)

1.875° /bit

0° ~ 358.125° = 0 ~ 191(SVPWMANG)

When **MWPMA** = „1“ (auto mode), **SVPWMANG** is control by **MOC**.

When **MWPMA** = „0“, **SVPWMANG** is control by user.

SVPWMANG		Address = C1H		Reset Value = 00000000B				
SVPWM Angle Register								
		SVPWMANG[7:0]						
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

20.3.4 AS (Angle Shift Control Register)

AS is used to compensate phase lag between current and voltage

1.875° /bit

When **MWPMA** = „1“ (auto mode), **AS** is active. Control by user.

AS (SYNC)		Address = 8FH		Reset Value = 00000000B				
Angle Shift Control Register								
	AS_LS	----	----	AS_VALUE[4:0]				
Bit	7	6	5	4	3	2	1	0
Type	R/W	X	X	R/W	R/W	R/W	R/W	R/W
AS_LS Angle Shift Lag select : 0 : 0° ~ 58.125° = 0 ~ 31(AS_VALUE) 1 : 0° ~ -58.125° = 0 ~ 31(AS_VALUE)								

20.4 Over Current Protect (OCP)

MCONT2 **Address = A2H** **Reset Value = 00000000B**
Motor Control Register 2

	MPWMTR	HYS_ADJ[2:0]			----	VRHS	AOCPS	HES
Bit	7	6	5	4	3	2	1	0
Type	R/W	R/W	R/W	R/W	X	R/W	R/W	R/W

MPWMTR MPWM timer run control :
0 : Stop
1 : Run

HYS_ADJ[2:0] Hall element Hysteresis select:
0xx : 21mV
100 : 11mV
101 : 15mV
110 : 25mV
111 : 29mV

VRHS Virtual Hall select :
0 : Real Hall. (HALL A, HALL B, HALL C)
1 : Virtual Hall.

AOCPS Analog OCP select :
0 : Digital OCP
1 : Analog OCP

HES Hall element select :
0: Hall sensor
1: Hall element

OCPCONT

Address = A1H

Reset Value = 00000100B

OCP Control Register

	OCPST	OCPDBT[4:0]					OCPMS	OCPMS
Bit	7	6	5	4	3	2	1	0
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

OCPST

OCP Short status :

0 : No Over current Short

1 : Over current Short occur. (hardware set OCPC = '0')

Six PWM output is high-impedance.

OCPDBT[4:0]

PIN OCP input de-bounce time (default 41.67nS)

0~31 = 0~1.291uS (48MHz/2 fixed)

OCPC

OCP status clear bit :

When OCP is occur, hard ware will set OCPC = '0'.

In User mode, user can write '1' to clear OCP status, the PWM will output at next PWM cycle.

OCPMS

OCP mode select :

0 : Auto mode

1: User mode

AOCPCONT

Address = 9EH

Reset Value = 00001111B

Analog OCP Control Register

	OCPLT	----	----	I_LIMIT[2:0]			I_SHORT[1:0]	
Bit	7	6	5	4	3	2	1	0
Type	R	X	X	R/W	R/W	R/W	R/W	R/W

OCPLT

OCP Limit status

0 : No Over current Limit.

1 : Over current Limit occur.

I_LIMIT[2:0]

OCP LIMIT level select : (OCPLIF)

000 : 0.15V

001 : 0.2V

010 : 0.25V

011 : 0.3V (default)

100 : 0.35V

101 : 0.4V

110 : 0.45V

111 : 0.5V

I_SHORT[1:0]

OCP SHORT level select : (OCPSIF)

00 : 0.2V

01 : 0.3V

10 : 0.4V

11 : 0.5V (default)




Figure 20.4.1 Digital OCP




Figure 20.4.2 Analog OCP

20.5 SYNC

MOC behavior is synchronized with **MPWM**, many **MOC** SFRs have **shadow** register that is used to update these SFRs at the same time with **SYNC** register. Write **SYNC** any value will synchronization update these SFRs at the same time.

SYNC

Address = D7H

Reset Value = 00000000B

MOC Sync Register

	SYNC[7:0]							
Bit	7	6	5	4	3	2	1	0
Type	W	W	W	W	W	W	W	W

Write only.

Shadow register : (need **SYNC**)

HALLSET1

HALLSET2

HALLSET3

AS

MPWMMAXH, MPWMMAXL

MPWMDYUH, MPWMDYUL

MPWMDYVH, MPWMDYVL

MPWMDYWH, MPWMDYWL

MPWMDB

MPWMINV

MPWMCONT1

MPWMCONT2

GPWMMAX


GPWMDY

GPWMOCNT.GPMS, GPWMOCNT.GPCT, GPWMOCNT.GPCKS

SVPWMAMP

21. Package Information


21.1 SSOP-28 150mil(AD4) Outline Dimensions



SYMBOLS	MIN.	MAX.
A	0.053	0.069
A1	0.004	0.010
A2	—	0.059
b	0.008	0.012
D	0.386	0.394
E1	0.150	0.157
e	0.025 BASIC	
E	0.228	0.244
L	0.016	0.050
θ°	0	8

UNIT : INCH


21.2 SSOP-20 150mil(AD2) Outline Dimensions



SYMBOLS	MIN.	NOM.	MAX.
A	0.053	0.064	0.069
A1	0.004	0.006	0.010
A2	—	—	0.059
b	0.008	—	0.012
C	0.007	—	0.010
D	0.337	0.341	0.344
E	0.228	0.236	0.244
E1	0.150	0.154	0.157
e	0.025 BASIC		
L	0.016	0.025	0.050
L1	0.041 BASIC		
θ°	0°	—	8°

UNIT : INCH

21.3 LQFP-32 7x7mm(AA1) Outline Dimensions



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	MAX.
A	--	1.6
A1	0.05	0.15
A2	1.35	1.45
c1	0.09	0.16
D	9.00 BSC	
D1	7.00 BSC	
E	9.00 BSC	
E1	7.00 BSC	
e	0.8 BSC	
b	0.30	0.45
L	0.45	0.75
L1	1 REF	