

1 Features

- 5kVRMS single channel isolated gate driver
- 2.5A Out peak current
- 14V to 33V output driver supply voltage
- Rail-to-rail output
- 120ns (maximum) propagation delay
- 25ns (maximum) part-to-part delay matching
- 35ns (maximum) pulse width distortion
- 100kV/µs (minimum) common-mode transient immunity (CMTI)
- Stretched SOP6W package with ≥7.5mm creepage and clearance
- CMOS input
- Operating junction temperature, TJ: –40°C to +125°C
- Safety-related certifications (Planned):
 - --UL 1577
 - --CQC certification per GB4943.1-2011

2 Applications

- Industrial motor-control drives
- Industrial power supplies, UPS
- Solar inverters

Induction heating

3 Description

The XN2810 is a single channel, isolated gate driver for IGBTs, MOSFETs and SiC MOSFETs, with 2.5A source and 2.5 A sink peak output current and 5KVRMS reinforced isolation rating. The high supply voltage range of 33V allows the use of bipolar supplies to effectively drive IGBTs and SiC power FETs. XN2810 can drive both low side and high side power FETs. Performance highlights include high common mode transient immunity (CMTI), low propagation delay, and small pulse width distortion. Tight process control results in small part-to-part skew. It is offered in a stretched SOP6W package with ≥7.5mm creepage and clearance. XN2810 high performance and reliability makes it ideal for use in all types of motor drives, solar inverters, industrial power and appliances. The higher operating supplies, temperature opens up opportunities for applications not previously able to be supported by traditional gate driver.

4 Functional Block Diagram




Figure 1. Block Diagram



5 Pin Configuration and Function





	PIN		DESCRIPTION	
NAME	XN2810E	TYPE	DESCRIPTION	
VCC1	1	Р	Input supply voltage.	
IN+	2	I	gate-drive voltage-control input.	
GND1	3	G	Input ground.	
VEE2	4	Р	Negative output supply	
OUT	5	0	Gate-drive output	
VCC2	6	Р	Positive output supply/	



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free air temperature range (unless otherwise noted)(1)

DESCRIPTION	PARAMETER	MIN	MAX	UNIT
Input bias pin supply voltage	VCC1 – GND1	GND1 – 0.3	18	V
Driver bias supply	VCC2 – VEE2	-0.3	35	V
Output signal voltage	VOUT – VEE2	VEE2 – 0.3	VCC2 + 0.3	V
Input signal voltage	VIN+ – GND1	GND1 – 5	VCC1 + 0.3	V
Junction temperature, TJ ⁽²⁾		-40	125	°C
Storage temperature, Tstg	-65	150	°C	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) To maintain the recommended operating conditions for TJ.

6.2 ESD Ratings

PARAMETER	DESCRIPTION	VALUE	UNIT
V(ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±4000	
Electrostatic	Charged device model (CDM), per JEDEC specification JESD22- ±1500		V
discharge	C101 ⁽²⁾	±1300	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
VCC1	Supply voltage, input side	3		15	V
VCC2	Positive supply voltage output side (VCC2 – VEE2)	12.4		33	V
ТА	Ambient temperature	-40		125	°C



6.4 Insulation Specifications for SOP6W Package

	DADAMETED	TEST CONDITIONS	VALUE	
	PARAMETER	TEST CONDITIONS	DWV	UNIT
CLR	External Clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 7.5	mm
CPG	External Creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 7.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 21	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material Group	According to IEC 60664–1	I	
		Rated mains voltage ≤ 600 VRMS	1-111	
Overvol	tage category per IEC 60664-1	Rated mains voltage ≤ 1000 VRMS	I-II	
	/DE 0884–11: 2017–01 ⁽²⁾			
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	Vрк
Viowm	Maximum isolation working	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test	1500	VRMS
voltage		DC Voltage	2121	VDC
Vютм	Maximum transient isolation voltage	VTEST = VIOTM, t = 60 s (qualification); VTEST = 1.2 × VIOTM, t = 1 s (100% production)	7000	Vрк
Viosm	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50-µs waveform, Vтеsт = 1.6 × Vюзм (qualification)	8000	Vрк
		Method a: After I/O safety test subgroup 2/3, Vini = VIOTM, tini = 60 s Vpd(m) = 1.2 × VIORM, tm = 10 s	≤ 5	
qpd	Apparent charge (4)	Method a: After environmental tests subgroup 1, Vini = VIOTM, tini = 60 s; Vpd(m) = 1.6 × VIORM, tm = 10 s	≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test), Vini = 1.2 x VIOTM, tini = 1 s; Vpd(m) = 1.875 × VIORM, tm = 1 s	≤ 5	
Сю	Barrier capacitance, input to output ⁽⁵⁾	$V_{10} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$	1.2	pF
Rio	Isolation resistance, input tooutput ⁽⁵⁾	VIO = 500 V, TA = 25°C > 10^{12} VIO = 500 V, 100°C \leq TA \leq 125°C > 10^{11} VIO = 500 V at Ts = 150°C > 10^9		Ω
	Pollution degree		2	
<u> </u>	Climatic category		40/125/21	
UL 157	7			
Viso	Withstand isolation voltage	VTEST = VISO, t = 60 s (qualification); VTEST = 1.2 × VISO, t = 1 s (100% production)	5000	VRMS

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the

printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain

cases.Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-pin device.



6.5 Electrical Characteristics

 $V_{CC1} = 3.3 \text{ V or } 5 \text{ V}, 0.1 \mu\text{F}$ capacitor from V_{CC1} to GND1, $V_{CC2} = 15 \text{ V}, 1 \mu\text{F}$ capacitor from V_{CC2} to V_{EE2} , $C_{Load} = 100 \mu\text{F}, T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SUPPLY CL	JRRENTS				1	1
IVCC1	Input supply quiescent current			1.8	3	mA
IVCC2	Output supply quiescent current			1	2	mA
SUPPLY VO	OLTAGE UNDERVOLTAGE THE	RESHOLDS				
VIT+(UVLO1)	VCC1 Positive-going UVLO threshold voltage			2.7	2.9	V
Vit– (UVLO1)	VCC1 Negative-going UVLO threshold voltage		2.5	2.6		V
Vhys(UVLO1)	VCC1 UVLO threshold hysteresis			0.1		V
VIT+(UVLO2)	VCC2 Positive-going UVLO threshold voltage			11.4	12.4	V
VIT-(UVLO2)	VCC2 Negative-going UVLO threshold voltage	The second secon	9.4	10.4		V
Vhys(UVLO2)	VCC2 UVLO threshold voltage hysteresis			1		v
LOGIC I/O						
VIT+(IN)	Positive-going input threshold voltage (IN+, IN–)	V _{cc1} =5V		0.55×Vcc1	0.7×Vcc1	v
Vit–(in)	Negative-going input threshold voltage (IN+, IN–)	V _{CC1} =5V	0.3×Vcc1	0.45×Vcc1		v
Vhys(IN)	Input hysteresis voltage (IN+, IN–)			0.1 × Vcc1		V
Ін	High-level input leakage at IN+	IN+ = Vcc1		40	240	μA
GATE DRIV	ER STAGE					
Vон	High-level output voltage	Iout = -20 mA	14.0	14.2		V
Vol	Low level output voltage	IN+ = low, IN- = high; Io = 20 mA		0.01	0.2	V
Іон	Peak source current	IN+ = high			-2.5	A
Iol	Peak sink current	IN+ = low	2.5			А
ACTIVE PU	LLDOWN					
Voutsd	Active pulldown voltage on OUT	IOUT = 0.1 × IOUTL(typ), VCC2 = open		1.8	2.5	V



6.6 Switching Characteristics

 $V_{CC1} = 3.3 V \text{ or } 5 V$, $0.1 \mu F$ capacitor from V_{CC1} to GND1, $V_{CC2} = 15 V$, $1 \mu F$ capacitor from V_{CC2} to V_{EE2} , $T_A = -40^{\circ}C$ to


PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
tr	Output-signal rise time	CLOAD = 1 nF		10	20	ns
tr	Output-signal fall time	CLOAD = 1 nF		10	20	ns
+	Propagation delay				100	
tPLH (default versions), high		CLOAD = 100 pF		90	120	ns
4	Propagation delay	0.0.0		90	120	
tPHL (defa	(default versions), low	CLOAD = 100 pF		90	120	ns
tUVLO1_rec	UVLO recovery delay of Vcc1			35	/	us
tUVLO2_rec	UVLO recovery delay of Vcc2			60	/	us
4	Pulse width distortion	0.0.0			20	
tpwd tphl – tplh		CLOAD = 100 pF			20	ns
tsk(pp)	Part-to-part skew	CLOAD = 100 pF		1	25	ns
ONT	Common-mode transient	PWM is tied to GND or Vcc1, Vcm =	100	120		kV/μ
CMTI	immunity	1200 V				s

(1) t_{sk(pp)} is the magnitude of the difference in propagation delay times between the output of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads guaranteed by characterization.




6.7 Typical Characteristics

Vcc1 = 3.3 V or 5 V, 0.1µF capacitor from Vcc1 to GND1, Vcc2= 15 V, 1µF capacitor from Vcc2 to VEE2, CLOAD = 1 nF, TA =









7 Parameter Measurement Information

7.1 Propagation Delay, Inverting, and Noninverting Configuration

Figure 15 shows the propagation delay OUT for noninverting configurations. These figures also demonstrate the method used to measure the rise (tr) and fall (tr) times.




Figure 15. OUTH and OUTL Propagation Delay, Noninverting Configuration

7.2 CMTI Testing

Figure 16 are simplified diagrams of the CMTI testing configuration used for each device type.




Figure 16. CMTI Test Circuit



8 Detailed Description

8.1 Feature Description

8.1.1 Power Supply

The Vcc1 input power supply supports a wide voltage range from 3 V to 15 V and the Vcc2 output supply supports a voltage range from 12 V to 33 V. Vcc2 supply is connected to 15 V with respect to VEE2 for IGBTs, and 20V for SiC MOSFETs. The VEE2 supply is connected to 0 V.

8.1.2 Input Stage

The input pins IN+ of the XN2810 are based on CMOS-compatible input-threshold logic that is completely isolated from the Vcc2 supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V microcontrollers), because the XN2810 has a typical high threshold (VIT+(IN)) of 0.55 × Vcc1 and a typical low threshold of 0.45 × Vcc1. A wide hysteresis (Vhys(IN)) of 0.1 × Vcc1 makes for good noise immunity and stable operation. If any of the inputs are left open, 128 k Ω of internal pulldown resistance forces the IN+ pin low.

Because the input side of the XN2810 is isolated from the output driver, the input signal amplitude can be larger or smaller than Vcc2 provided that it does not exceed the recommended limit. This feature allows greater flexibility when integrating the gate-driver with control signal sources and allows the user to choose the most efficient Vcc2 for any gate. However, the amplitude of any signal applied to IN+ must never be at a voltage higher than Vcc1.

8.1.3 Output Stage

The output stages of the XN2810 feature a pullup structure that delivers the highest peak-source current when it is most needed which is during the Miller plateau region of the power-switch turnon transition (when the power-switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P channel MOSFET and an additional pullup N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, which enables fast turn-on. Fast turn-on is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high.

The pulldown structure in the XN2810 versions is simply composed of an N-channel MOSFET.




Figure 17. Output Stage



8.1.4 Protection Features

8.1.4.1 Undervoltage Lockout (UVLO)

UVLO functions are implemented for both the Vcc1 and Vcc2 supplies between the Vcc1 and GND1, and Vcc2 and VEE2 pins to prevent an under driven condition on IGBTs and MOSFETs. When Vcc1 is lower than VIT+ (UVLO) at device start-up or lower than VIT-(UVLO) after start-up, the voltage-supply UVLO feature holds the effected output low, regardless of the input pins (IN+) as shown in Table1 and Table 2. The Vcc UVLO protection has a hysteresis feature (Vhys(UVLO)). This hysteresis prevents chatter when the power supply produces ground noise; this allows the device to permit small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly. **Figure 18** shows the UVLO functions.

	INPUTS	OUTPUTS
CONDITION	IN+	OUT
Vcc1 – GND1 < VIT-(UVLO1) after device start-up	H	L
	L	L
Table	O Logic	
CONDITION	INPUTS	OUTPUTS
CONDITION	IN+	OUT
$V_{222} = V_{222} = c V_{22} + u + c c v during device start up$	Н	L
VCC2 – VEE2 < VIT+(UVLO2) during device start-up	L	L
Vcc2 – VEE2 < VIT-(UVLO2) after device start-up	Н	L
	L	L

Table 1	XN2810	Vcc1 UVLO	
1 4 5 10 11	/	10010100	Logio

When Vcc1 or Vcc2 drops below the UVLO1 or UVLO2 threshold, a delay, tuvLo1_rec or tuvLo2_rec, occurs on the output when the supply voltage rises above ViT+(uvLo) or ViT+(uvLo2) again. **Figure 18** shows this delay.




Figure 18. UVLO Functions



8.1.4.2 Active Pulldown

The active pulldown function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the Vcc2 supply. This feature prevents false IGBT and MOSFET turnon on the OUT pins .When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs. In this condition, the upper PMOS is resistively held off by a pullup resistor while the lower NMOS gate is tied to the driver output through a 500k Ω resistor. In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, which is approximately 1.5 V when no bias power is available.

8.2 Device Functional Modes

Table3 lists the functional modes for the XN2810 devices assuming Vcc1 and Vcc2 are in the recommended range.

IN+	ουτ
Low	Low
x	Low
High	High

Table 3. Function Table for XN2810



9 Application and Implementation

Note

Information in the following applications sections is not part of the Xinergy component specification, and Xinergy does not warrant its accuracy or completeness. Xinergy's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The XN2810 is a family of simple, isolated gate drivers for power semiconductor devices, such as MOSFETs, IGBTs, or SiC MOSFETs. The family of devices is intended for use in applications such as motor control, solar inverters, switched-mode power supplies, and industrial inverters.

The XN2810 devices UVLO2 with reference to VEE2. The XN2810 offer true UVLO protection by monitoring the voltage between the Vcc2 and VEE2 pins to prevent the power transistors from operating in a saturation region. The XN2810 devices comes in an SOP6W package options and have a creepage, or clearance, of 7.5 mm respectively, which are suitable for applications where basic or reinforced isolation is required. Different drive strengths enable a simple driver platform to be used for applications demanding power transistors with different power ratings. Specifically, the XN2810 device offers a 2.5A minimum drive current which can help remove the external current buffer used to drive high power transistors.

9.2 Typical Application

The circuits in **Figure 19** show a typical application for driving IGBTs




Figure 19. Typical Application Circuit for XN2810 to Drive IGBT

9.2.1 Selecting Vcc1 and Vcc2 Capacitors

Bypass capacitors for the Vcc1 and Vcc2 supplies are essential for achieving reliable performance. Xinergy recommends choosing low-ESR and low-ESL, surface-mount, multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients, and capacitance tolerances.



Note

DC bias on some MLCCs will impact the actual capacitance value. For example, a 25-V, 1- μ F X7R capacitor is measured to be only 500 nF when a DC bias of 15-V_{DC} is applied.


9.2.1.1 Selecting a Vcc1 Capacitor

A bypass capacitor connected to the V_{CC1} pin supports the transient current required for the primary logic and the total current consumption, which is only a few milliamperes. Therefore, a 50-V MLCC with over 100nF is recommended for this application. If the bias power-supply output is located a relatively long distance from the V_{CC1} pin, a tantalum or electrolytic capacitor with a value greater than 1μ F should be placed in parallel with the MLCC.

9.2.1.2 Selecting a Vcc2 Capacitor

A 50V, 10μ F MLCC and a 50V, 0.22μ F MLCC are selected for the Cvcc2 capacitor. If the bias power supply output is located a relatively long distance from the Vcc2 pin, a tantalum or electrolytic capacitor with a value greater than 10μ F should be used in parallel with Cvcc2.

9.2.2 Application Curve



Vcc1 = 5 V Vcc2 = 15 V fsw = 15 kHz Figure 20. PWM Input And Gate Voltage Waveform

10 Power Supply Recommendations

The recommended input supply voltage (Vcc1) for the XN2810 device is from 3 V to 15 V. The lower limit of the range of output bias-supply voltage (Vcc2) is determined by the internal UVLO protection feature of the device. The Vcc1 and Vcc2 voltages should not fall below their respective UVLO thresholds for normal operation, or else the gate-driver outputs can become clamped low for more than 60 µs by the UVLO protection feature. For more information on UVLO, see the *Undervoltage Lockout (UVLO*) section. The higher limit of the Vcc2 range depends on the maximum gate voltage of the power device that is driven by the XN2810 device, and should not exceed the recommended maximum Vcc2 of 33 V. A local bypass capacitor should be placed between the Vcc2 and VEE2 pins, with a value of 220nF to 10µF for device biasing. Xinergy recommends placing an additional 100nF capacitor in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low-ESR, ceramic surface-mount capacitors are recommended. Similarly, a bypass capacitor should also be placed between the Vcc1 and GND1 pins. Given the small amount of current drawn by the logic circuitry within the input side of the XN2810 device, this bypass capacitor has a minimum recommended value of 100 nF.



11 Layout

11.1 Layout Guidelines

Designers must pay close attention to PCB layout to achieve optimum performance for the XN2810. Some key guidelines are:

• Component placement:

Low-ESR and low-ESL capacitors must be connected close to the device between the Vcc1 and GND1pins and between the Vcc2 and VEE2 pins to bypass noise and to support high peak currents when turning on the external power transistor. To avoid large negative transients on the VEE2 pins connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.

Grounding considerations:

Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.

• High-voltage considerations:

To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.

Thermal considerations:

A large amount of power may be dissipated by the XN2810 if the driving voltage is high, the load is heavy, or the switching frequency is high . Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to board thermal impedance (0JB). Increasing the PCB copper connecting to the VCC2 and VEE2 pins is recommended, with priority on maximizing the connection to VEE2. However, the previously mentioned high-voltage PCB considerations must be maintained. If the system has multiple layers, Xinergy also recommends connecting the VCC2 and VEE2 pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.



12 package

