K4F6E3S4HM

## 16Gb LPDDR4 SDRAM

### 200FBGA, 10x15 64Mb x16DQ x8banks x2channels

This document and all information provided herein (collectively, "Information") is provided on an "AS-IS" basis and remains the sole and exclusive property of Samsung Electronics. You must keep all Information in strict confidence and trust, and must not, directly or indirectly, in any way, disclose, make accessible, post on the internet, reveal, report, publish, disseminate or transfer any Information to any third party. You must not reproduce or copy Information, without first obtaining express written permis sion from Samsung Electronics. You must not use, or allow use of, any Information in any manner whatsoever, except to inter nally evaluate the Information. You must restrict access to Information to those of your employees who have a bonafide need -to-know for such purpose and are bound by obligations at least as restrictive as this clause. In order to receive Information, you must agree to the foregoing and to indemnify Samsung for any failure to strictly comply therewith. If you do not agree, please do not accept any receipt of Information.

# davidli@hsrp.com.cr datasheet For Automotive

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2020 Samsung Electronics Co., Ltd. All rights reserved.



## **Revision History**

Revision No.	<u>History</u>	<b>Draft Date</b>	<u>Remark</u>	<b>Editor</b>
0.0	- First version for target specification.	30th Jul, 2019	Target	J.Y.Bae
1.0	- Final datasheet.	14th Oct, 2019	Final	J.Y.Bae
	- Update a note 5 in Read and Write Latencies table.			
1.1	- Add Legal Disclaimers to the next page.	1st Dec, 2019	Final	J.Y.Bae
	- Add a note in Operating Temperature range table.			
	" 4) Based on Samsung Automotive Mission Profile, refer to Qual Report for more detail information."			
1.2	- Correct typo.	17th Jan, 2020	Final	J.Y.Bae
	- Remove a Input Level For ODT(ca) Input.			
1.3	- Change a Tstg : -55 ~ 150 -> -55 ~ 125 [°C]	23rd May, 2020	Final	J.Y.Bae



davidli@hsrp.com.cn

## LEGAL DISCLAIMERS Samsung Electronics Co., Ltd.

SAMSUNG ELECTRONICS CO., LTD. RESERVES THE RIGHT TO MAKE CHANGES TO THE INFORMATION PROVIDED IN THIS DOCUMENT, THE SPECIFICATIONS OF THE PRODUCT (AS THE TERM IS DEFINED IN THIS DOCUMENT), INCLUDING RELATED HARDWARE AND SOFTWARE, WITHOUT NOTICE.

Samsung Electronics Co., Ltd. ("Samsung") continually works to improve the Product's quality and reliability but the Product cannot be completely fail-safe as all semiconductor products have inherent failure rates and limited useful lives. IT IS CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE SAMSUNG PRODUCT IS SUITABLE AND FIT FOR CUSTOMER'S OWN DESIGNS, SYSTEMS, APPLICATIONS, AND/OR END-PRODUCT, THE APPLICABILITY OF ANY INFORMATION PROVIDED BY SAMSUNG RELATING TO THE PRODUCT, AND THE VALIDATION OF ALL OPERATING PARAMETERS FOR ITS DESIGNS AND/OR APPLICATIONS.

Customer is solely responsible for complying with all safety standards and incorporating safety design measures into Customer's applications and end-product to ensure that a malfunction or failure of the Samsung Product component will not result in loss of human life, bodily injury or severe property and environmental damage. It is Customer's sole responsibility to provide adequate designs for its end-product that includes or incorporates the Product as component in compliance with the latest state of scientific or technical knowledge, the latest versions of all relevant information provided by Samsung, including but not limited to, the specifications and/or instructions regarding the Product, the data sheets, qualification reports and notes for the Product, and precautions and conditions relating to the Product. SAMSUNG ASSUMES NO LIABILITY FOR ANY DAMAGES OCCURRING AS A RESULT OF OR RELATED TO CUSTOMER'S END-PRODUCT DESIGNS.

The Product is not warranted for use in equipment, systems and/or applications in which a malfunction or failure of the Samsung Product component could result, directly or indirectly in death, personal injury, or severe property or environmental damage. Customer shall not use or otherwise make available the Product or related software, hardware and/or technology for any military purposes, including without limitation, for the design, development, use or manufacturing of weapons. The Product is not designed or intended for use in automotive applications unless specifically designated in writing by Samsung as automotive-grade. The Product is neither designed nor intended for use in nuclear facilities, aerospace, satellite, medical, elevator/escalator and/or other safety-related equipment. Customer shall assume the sole risk and liability for and shall indemnify and hold Samsung harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, from any use of the Product for such unintended purposes.

SAMSUNG DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF THE PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION (PROVIDED ONLY AS GUIDANCE FOR THE PRODUCT USE), OR NONINFRINGEMENT OF ANY THIRD PARTY RIGHTS THAT MAY RESULT FROM THE USE OF THE PRODUCT.

Samsung assumes no liability for damages or losses occurring as a result of or related to Customer's noncompliance with applicable laws and regulations.

This document and all information discussed herein remains the sole and exclusive property of Samsung. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by Samsung to Customer under this document, whether express or implied, by estoppel or otherwise

Absent a separate written agreement signed by both Samsung and Customer, Samsung assumes no liability, to the maximum extent permitted by law, for indirect, consequential, special, punitive, exemplary and/or incidental damages or loss, including but not limited to, loss of profits, loss of use/opportunities, business interruption, corruption or loss of data, procurement of substitute goods and/or services, however caused and on any theory of liability, whether in contract, strict liability, or tort (including negligence or otherwise) arising in any way out of or in connection with the use of the Product, even if advised of the possibility of such damage.

The Product and related technology may be controlled under the applicable export laws and regulations. Export or re-export of the Product and related technology are strictly prohibited unless in compliance with all applicable export laws and regulations.

The terms and conditions of the parties' transaction involving the Product, including but not limited to, all of the above, reflect good faith negotiations by and between Samsung and Customer each as a business entity, and shall not be construed more strictly against Samsung. For more details and additional information, please contact your Samsung business representative.



## datasheet

## LPDDR4 SDRAM

#### **Table Of Contents**

1	6Gb	LPD	)DR4	I SD	RAM
---	-----	-----	------	------	-----

1.0 LPDDR4 FEATURE TABLE	6
2.0 KEY FEATURE	8
3.0 ORDERING INFORMATION	9
4.0 PACKAGE DIMENSION & PIN DESCRIPTION	10
4.1 LPDDR4 SDRAM Package Dimension	
4.2 LPDDR4 SDRAM Package Ballout.	
4.3 Pad Definition And Description	
4.5 LPDDR4 Pad Definition and Description	
5.0 FUNCTIONAL DESCRIPTION	15
5.1 LPDDR4 SDRAM Addressing	
5.2 Simplified LPDDR4 State Diagram 5.3 Mode Register Definition	
5.3.1 Mode Register Assignment and Definition in LPDDR4 SDRAM	
6.0 TRUTH TABLES	
6.1 CKE Truth Tables	
6.2 State Truth Table	42
7.0 ABSOLUTE MAXIMUM DC RATINGS	44
8.0 AC & DC OPERATING CONDITIONS	
8.1 Recommended DC Operating Conditions	
8.2 Input Leakage Current	
8.4 Operating Temperature Range	
9.0 AC AND DC INPUT/OUTPUT MEASUREMENT LEVELS	
9.1 1.1V High speed LVCMOS (HS_LLVCMOS)	46
9.1.1 Standard specifications	
9.1.2 DC electrical characteristics	
9.1.2.2 LPDDR4 Input Level for Reset_n and ODT_CA	46
9.1.3 AC Over/Undershoot	
9.1.3.1 LPDDR4 AC Over/Undershoot	
9.2.1 Differential Input Voltage for CK	
9.2.2 Peak voltage calculation method	49
9.2.3 Single-Ended Input Voltage for Clock	
9.2.5 Differential Input Cross Point Voltage for Clock	
9.2.6 Differential Input Voltage for DQS	53
9.2.7 Peak voltage calculation method	
9.2.8 Single-Ended Input Voltage for DQS	
9.3 Differential Input Cross Point Voltage for DQS	
9.4 Single Ended Output Slew Rate	58
9.5 Differential Output Slew Rate	
9.7 LPDDR4 Driver Output Timing Reference Load	
9.8 LVSTL (Low Voltage Swing Terminated Logic) IO System	62
10.0 INPUT/OUTPUT CAPACITANCE	64
11.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS	65
11.1 IDD Measurement Conditions	
11.2 IDD Specifications	
12.0 AC AND DC OUTPUT MEASUREMENT LEVELS	
12.1 Single Ended AC and DC Output Levels	
12.2 Pull Up/Pull Down Driver Characteristics and Calibration	
13.0 ELECTRICAL CHARACTERISTICS AND AC TIMING	88
13.1 Clock Specification	
13.1.1 Definition for tCK(avg) and nCK	
13.1.3 Definition for tCH(avg) and tCL(avg)	
13.1.4 Definition for tCH(abs) and tCL(abs)	88
13.1.5 Definition for tJIT(per)	88



## datasheet

## LPDDR4 SDRAM

13.1.6 Definition for tJIT(cc)	89
13.1.7 Definition for tERR(nper)	89
13.1.8 Definition for duty cycle jitter tJIT(duty)	89
13.1.9 Definition for tCK(abs), tCH(abs) and tCL(abs)	89
13.2 Period Clock Jitter	90
13.2.1 Clock period jitter effects on core timing parameters	
13.2.1.1 Cycle time de-rating for core timing parameters	90
13.2.1.2 Clock Cycle de-rating for core timing parameters	90
13.2.2 Clock jitter effects on Command/Address timing parameters	
13.2.3 Clock jitter effects on Read timing parameters	91
13.2.3.1 tRPRE	
13.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)	91
13.2.3.3 tQSH, tQSL	
13.2.3.4 tRPST	91
13.2.4 Clock jitter effects on Write timing parameters	91
13.2.4.1 tDS, tDH	
13.2.4.2 tDSS, tDSH	91
13.2.4.3 tDQSS	
13.3 LPDDR4 Refresh Requirement	92
13.4 AC Timing	
13.5 CA Rx Voltage and Timing	
13.6 DRAM Data Timing	
13.7 DQ Rx Voltage And Timing	105

# SAMSUNG

davidli@hsrp.com.cn

## 1.0 LPDDR4 FEATURE TABLE

	Items	LPDDR4	
	CLK scheme	Differential (CLK/CLKB)	
	Data scheme	DDR Single-ended, Bi-Directional	
	DQS scheme	Differential (DQS/DQSB), Bi-Directional	
	ADD / CMD scheme	SDR	
	State Diagram	Refer to the Datasheet	
	Command Truth Table	Refer to the Datasheet	
	Data mask Truth Table	As is	
Feature	I/O Interface	LVSTL_11	
r satars	Burst Length	16, 32(OTF)	
	Burst Type	Sequential	
	No Wrap	No support	
	# of Bank per channel	8	
	Organization per channel	x16	
	Data Mask	Support (Masked Write)	
	Refresh mode	Auto / Self Refresh	
	Masked Write	Support	
	DBI	Support	
	Row		
Addition	Column	Refer to the datasheet	
Addressing	Bank	(CA0 ~ CA5 4clock SDR based)	
	Refresh Requirements		
	Speed bin [Mbps]	3200/3733/4266	
	Read/Write latency	cn	
AC Parameter	Core Parameters		
AC Parameter	IO Parameters	Refer to the datasheet	
	CA / CS / Setup / Hold / Deratin		
	Data Setup / Hold / Deratin		
	PASR	Support	
	TCSR	Support	
	Deep Power Down	N/A	
Connected Francetton	Configurable D/S	Support	
Special Function	ZQ Calibration	Support	
	DQ Calibration	Refer to the datasheet	
	CA Calibration	Support	
	Write Leveling	Support	
	VDD1 [V]	1.70 ~ 1.95	
Down Surah	VDD2 [V]	1.06 ~ 1.17	
Power Supply	VDDQ [V]	1.06 ~ 1.17	
	VDDCA [V]	N/A	
IDD Consideration Demonstrate and Text Constitution	IDD Measurement Conditions	BL16 based	
IDD Specification Parameters and Test Conditions	IDD Specification	Refer to the datasheet	
<b>T</b>	K4F6E3S4HM-TFCL	-40°C ~ 95°C	
Temperature	K4F6E3S4HM-THCL	-40°C ~ 105°C	



## datasheet LPDDR4SDRAM

		Items	LPDDR4
		w/ ZQ Calibration	As is
		w/o ZQ Calibration	As is
Dull days	Dull and Ohama standation	w/ V <sub>OH</sub> Calibration	Support
Pull-down	Pull-up Characteristics -	w/o V <sub>OH</sub> Calibration	Support
		Temperature and Voltage Sensitivity	As is
		RZQI-V Curve	As is
	Input/Output C	apacitance <sup>1)</sup>	Refer to the Datasheet
		VDD1 [V]	-0.4 ~ 2.1
		VDD2 [V]	-0.4 ~ 1.5
Abaqluta	maximum DC ratings	VDDQ [V]	-0.4 ~ 1.5
Absolute	maximum DC ratings	VIN/VOUT [V]	-0.4 ~ 1.5
		Tstg [°C]	-55 ~ 125
		Input leakage [uA]	-2 ~ 2
		CA and CS pins	VREF(CA), Internal VREF
	AC/DC Logic Input Levels for Single-ended Signals	CKE pin	AC : 0.75×VDD2 @ Min VDD2+0.2 @ Max DC : 0.65×VDD2 @ Min VDD2+0.2 @ Max
		DQ pins	VREF(DQ), Internal VREF
		VREF_CA/DQ tolerance	Internal VREF
	AC/DC Logic Input Levels for Dif- ferential	VIHdiff/VILdiff (AC/DC) tDVAC	TBD
		VSEH/VSEL(AC)	TBD
	Differential Input Cross Point Voltage	VIXCA/VIXDQ	TBD
Input/Output Operat- ing condition	Slew Rate definitions for Differential	VILdiff /VIHdiff (Max/Min)	TBD
		VOHdiff / VOLdiff (AC)	TBD
	AC/DC Output levels for Differen- tial	Gavion Goz ISTO COM.	-5 ~ 5
	uai -	MMPUPD	TBD
	Cinale anded output Clay	VOH/VOL(AC/DC)	TBD
	Single ended output Slew	SRQse	3.5 ~ 9.0
	Differential Output Slave	VOHdiff/VOLdiff(AC)	TBD
	Differential Output Slew	SRQdiff	7.0 ~ 18.0
	Oversheet / Undersheet	Maximum Amplitude	As is
	Overshoot / Undershoot	Maximum Area	VDD/VSS : 0.1[V-ns]
		Driver Output Timing	LVSTL_11

#### NOTE:

1) The parameter applies to both die and package.



#### LPDDR4 SDRAM SPECIFICATION

16G = 64M x16DQ x8banks x2channels 200FBGA, 10x15

#### 2.0 KEY FEATURE


- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS\_t, DQS\_c), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK t and CK c)
- Differential data strobes (DQS t and DQS c)
- · Commands & addresses entered positive CK edges; data and data mask referenced to both edges of DQS
- 1channel composition per die
- 8 internal banks for each channel
- DMI Pin: DBI (Data Bus Inversion) when normal write and read operation, Data mask (DM) for masked write when DBI off
- Counting # of DQ's 1 for masked write when DBI on
- Burst Length: 16, 32 (OTF)
- · Burst Type: Sequential
- Read & Write latency : Refer to Table 63 LPDDR4 AC Timing Table
- · Auto Precharge option for each burst access
- · Configurable Drive Strength
- · Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- · Internal VREF and VREF training
- · FIFO based write/read training
- MPC (Multi Purpose Command)
- LVSTL (Low Voltage Swing Terminated Logic) IO
- VDD1/VDD2/VDDQ: 1.8V/1.1V/1.1V
- VSSQ Termination
- No DLL : CK to DQS is not synchronized
- Edge aligned data output, write training for data input center align
- The refresh rate tREFI=3.9us, tREFIpb=488ns, and tREFW=32ms corresponds to a Tcase of 85°C. A shorter (0.5x, 0.25x) refresh interval applies for operation at 85°C to 105°C. See the section on "MR4\_Refresh rate" for more information.

davidli@hsrp.com.cn

#### 3.0 ORDERING INFORMATION


Part No.	Org.	Package	Temperature	Max Frequency	Interface
K4F6E3S4HM-TFCL	2Ch,	10v15 200EDCA	-40 ~ 95°C	4266Mbps (tCK=0.469ps)	IVSTI 11
K4F6E3S4HM-THCL	x16/Ch	10x15 200FBGA	-40 ~ 105°C	4266Mbps (tCK=0.468ns)	LVSTL_11

<sup>1) 4266</sup>Mbps is backward compatible to lower frequency.



### 4.0 PACKAGE DIMENSION & PIN DESCRIPTION

### 4.1 LPDDR4 SDRAM Package Dimension



## 4.2 LPDDR4 SDRAM Package Ballout

	200Ball FBGA											
	1	2	3	4	5	6	7	8	9	10	11	12
Α	DNU	DNU	VSS	VDD2	ZQ	NB	NB	NC	VDD2	VSS	DNU	DNU
В	DNU	DQ0_a	VDDQ	DQ7_a	VDDQ	NB	NB	VDDQ	DQ15_a	VDDQ	DQ8_a	DNU
С	VSS	DQ1_a	DMI0_a	DQ6_a	VSS	NB	NB	VSS	DQ14_a	DMI1_a	DQ9_a	VSS
D	VDDQ	VSS	DQS0_t_a	VSS	VDDQ	NB	NB	VDDQ	VSS	DQS1_t_a	VSS	VDDQ
E	VSS	DQ2_a	DQS0_c_a	DQ5_a	VSS	NB	NB	VSS	DQ13_a	DQS1_c_a	DQ10_a	VSS
F	VDD1	DQ3_a	VDDQ	DQ4_a	VDD2	NB	NB	VDD2	DQ12_a	VDDQ	DQ11_a	VDD1
G	VSS	ODT_CA_a <sup>1)</sup>	VSS	VDD1	VSS	NB	NB	VSS	VDD1	VSS	DNU	VSS
н	VDD2	CA0_a	NC	CS_a	VDD2	NB	NB	VDD2	CA2_a	CA3_a	CA4_a	VDD2
J	VSS	CA1_a	VSS	CKE_a	NC	NB	NB	CK_t_a	CK_c_a	VSS	CA5_a	VSS
K	VDD2	VSS	VDD2	VSS	DNU	NB	NB	DNU	VSS	VDD2	VSS	VDD2
L	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB
М	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB
N	VDD2	VSS	VDD2	VSS	DNU	NB	NB	DNU	VSS	VDD2	VSS	VDD2
P	VSS	CA1_b	VSS	CKE_b	NC	NB	NB	CK_t_b	CK_c_b	VSS	CA5_b	VSS
R	VDD2	CA0_b	NC	CS_b	VDD2	NB	NB	VDD2	CA2_b	CA3_b	CA4_b	VDD2
Т	VSS	ODT_CA_b <sup>1)</sup>	VSS	VDD1	VSS	NB	NB	VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	DQ3_b	VDDQ	DQ4_b	VDD2 dav		) heri	VDD2	DQ12_b	VDDQ	DQ11_b	VDD1
V	VSS	DQ2_b	DQS0_c_b	DQ5_b	VSS	NB	NB	VSS	DQ13_b	DQS1_c_b	DQ10_b	VSS
W	VDDQ	VSS	DQS0_t_b	VSS	VDDQ	NB	NB	VDDQ	VSS	DQS1_t_b	VSS	VDDQ
Υ	VSS	DQ1_b	DMI0_b	DQ6_b	VSS	NB	NB	VSS	DQ14_b	DMI1_b	DQ9_b	VSS
AA	DNU	DQ0_b	VDDQ	DQ7_b	VDDQ	NB	NB	VDDQ	DQ15_b	VDDQ	DQ8_b	DNU
AB	DNU	DNU	VSS	VDD2	VSS	NB	NB	VSS	VDD2	VSS	DNU	DNU

[Top View]

•	Channel A	Channel B
	Power	Ground
	ODT_CA	RESET_n
•	ZQ	NB
	DNU/NC	

NOTE:
1) ODT(CA)\_[x] balls are wired to ODT(CA)\_[x] pads of Rank 0 DRAM die. ODT(CA)\_[x] pads for other ranks (if present) are disabled in the package.



### 4.3 Pad Definition And Description

Pin Name	Pin Function Channel-A
CK_t_a, CK_c_a	System Differential Clock
CKE_a	Clock Enable
CS_a	Chip Selects
CA[5:0]_a	DDR Command / Address Inputs
DMI[1:0]_a	Input Data Inversion
DQS[1:0]_t_a	Data Strobe Bi-directional
DQS[1:0]_c_a	Data Strobe Complementary
DQ[15:0]_a	Data Inputs / Outputs
ODT_CA_a	On die termination

Pin Name	Pin Function Channel-B
CK_t_b, CK_c_b	System Differential Clock
CKE_b	Clock Enable
CS_b	Chip Selects
CA[5:0]_b	DDR Command / Address Inputs
DMI[1:0]_b	Input Data Inversion
DQS[1:0]_t_b	Data Strobe Bi-directional
DQS[1:0]_c_b	Data Strobe Complementary
DQ[15:0]_b	Data Inputs / Outputs
ODT_CA_b	On die termination
RESET_n	RESET


Pin Name	Pin Function Common
DNU	Do Not Use
NC	No Connect

Pin Name	Pin Function Common
VDD1	Core Power Supply 1
VDD2	Core Power Supply 2
VDDQ	I/O Power Supply
VSS	Ground
ZQ	Reference Pin for Output Driver Strength Calibration



davidli@hsrp.com.cn

#### 4.4 Functional Block Diagram



# SAMSUNG

davidli@hsrp.com.cn

### 4.5 LPDDR4 Pad Definition and Description

[Table 1] Pad Definition and Description

Symbol	Type	Description
CK_t_A CK_c_A CK_t_B CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A CKE_B	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A, CS_B	Input	Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	<b>Command/Address Inputs:</b> CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	<b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A DQ[15:0]_B	I/O	Data Inputs/Outputs: Bi-direction data bus
DQS[1:0]_t_A DQS[1:0]_c_A DQS[1:0]_t_B DQS[1:0]_c_B	1/0	<b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A DMI[1:0]_B	I/O	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDDQ,VDD1, VDD2	Supply	Power Supplies: Isolated on the die for improved noise immunity.
V <sub>SS</sub> , V <sub>SSQ</sub>	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.

NOTE:

1) "\_A" and "\_B" indicate DRAM channel "\_A" pads are present in all devices. "\_B" pads are present in dual channel SDRAM devices only.

#### 5.0 FUNCTIONAL DESCRIPTION

LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured with 2 channels. Dual channel is comprised of 8-banks with from 2Gb to 16Gb per channel density. The configuration for channel density that is greater than 16Gb is still TBD<sup>1)</sup>.

This device contains the following number of bits:

Dual-channel SDRAM devices contain the following number of bits:

16Gb has 17,179,869,184 bits

LPDDR4 devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1, 2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.

These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.



#### 5.1 LPDDR4 SDRAM Addressing

Refer to the relevant column of the table below.

#### [Table 2] LPDDR4 SDRAM Addressing

Memory Density (per package)	4Gb	8Gb	12Gb	16Gb	24Gb	32Gb	48Gb	64GB
Die structure (per package)	Double-die	Double-die	Double-die	Double-die	Quad-die	Quad-die	Octa-die	Octa-die
Memory Density (per die)	2Gb	4Gb	6Gb	8Gb	6Gb	8Gb	6Gb	8Gb
Configuration	16Mb x 16DQ x 8bank	32Mb x 16DQ x 8bank	48Mb x 16DQ x 8bank	64Mb x 16DQ x 8bank	48Mb x 16DQ x 8bank	64Mb x 16DQ x 8 banks	96Mb x 8DQ x 8bank	128Mb x 8DQ x 8bank
Number of Channels (per die)	1	1	1	1	1	1	1	1
Number of Banks (per channel)	8	8	8	8	8	8	8	8
Array Pre-Fetch (bits, per channel)	256	256	256	256	256	256	128	128
Number of Rows (per Channel)	16,384	32,768	49,152	65,536	49,152	65,536	98,304	131,072
Number of Columns (fetch boundaries)	64	64	64	64	64	64	64	64
Page Size (Bytes)	2048	2048	2048	2048	2048	2048	1024	1024
Channel Density (Bits per channel)	2,147,483,648	4,294,967,296	6,442,450,944	8,589,934,592	6,442,450,944	8,589,934,592	6,442,450,944	8,589,934,592
Total Density (Bits per die)	2,147,483,648	4,294,967,296	6,442,450,944	8,589,934,592	6,442,450,944	8,589,934,592	6,442,450,944	8,589,934,592
Bank Addresses	BA0 - BA2	BA0-BA2	BA0 - BA2	BA0 - BA2				
Organization per channel	x16	x16	x16	x16	x16	x16	x8	x8
Row Addresses <sup>2)</sup>	R0 - R15	R0 - R16	R0 - R16					
Column Addresses 1), 2)	C0 - C9	C0-C9	C0 - C9	C0 - C9				
Burst Starting Address Boundary	64- bit	64 - bit	64- bit	64- bit				

<sup>1)</sup> The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.
2) Row and Column Address values on the CA bus that are not used for a particular density is required to at valid logic levels.

#### 5.2 Simplified LPDDR4 State Diagram

LPDDR4-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram].




Figure 1. LPDDR4: Simplified Bus Interface State Diagram-1






Figure 2. LPDDR4: Simplified Bus Interface State Diagram -2

- 1) From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
- 2) In IDLE state, all banks are precharged
- 3) In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 4) In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 5) This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- 6) States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- 7) The RESET\_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET\_n.

#### 5.3 Mode Register Definition

#### 5.3.1 Mode Register Assignment and Definition in LPDDR4 SDRAM

[Table 3] shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

[Table 3] Mode Register Assignment in LPDDR4 SDRAM

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 <sub>H</sub>	Device Info.	R	CATR	(RI	FU)	R2	ZQI	(R	FU)	Refresh mode
1	01 <sub>H</sub>	Device Feature 1	W	RPST0		nWR0		RD- PRE0	WR- PRE0	B	IL
•	• н	Device Feature 1	VV	RPST1		nWR1		RD- PRE1	WR- PRE1		· <b>L</b>
2	02 <sub>H</sub>	Device Feature 2	W	WR Lev	WL Select0		WL0			RL0	
					Select1		WL1			RL1	
3	03 <sub>H</sub>	I/O Configuration-1	W		DBI-RD1		PDDS0 PDDS1		PPR Pro- tection		PU-CAL0 PU-CAL1
4	04 <sub>H</sub>	Refresh Rate	R/W	TUF	Therma	al Offset	PPRE	SR Abort	F	Refresh Ra	te
5	05 <sub>H</sub>	Basic Configuration-1	R			LF	PDDR4 Ma	nufacturer	· ID		
6	06 <sub>H</sub>	Basic Configuration-2	R				Revision	on ID-1			
7	07 <sub>H</sub>	Basic Configuration-3	R		31	F	Revision ID	-2			Single ended mode
8	08 <sub>H</sub>	Basic Configuration-4	R	1/0 \	width		Der	nsity		Ту	pe
9	09 <sub>H</sub>	Test Mode	W	dli@	he	Ven	dor Specifi	ic Test Re	gister	1	
10	0A <sub>H</sub>	IO Calibration	W				(RFU)				ZQ- RESET
11	0B <sub>H</sub>	ODT Feature	W	(RFU)		CA ODTO		(RFU)		DQ ODT0	
	- 11	02.1.0000		( 0)		CA ODT1				DQ ODT1	
12	0CH	VREF(ca) Setting/Range	R/W	(RFU)	VR-CA0 VR-CA1				=0(ca) =1(ca)		
13	0D <sub>H</sub>	CBT,RPT,VRO,VRCG, RRO, DM_DIS,FSP- WR,FSP-OP	W	FSP-OP	FSP-WR	DM_DIS	RRO	VRCG	VRO	RPT	СВТ
14	0E <sub>H</sub>	VREF(dq) Setting/Range	R/W	(RFU)	VR-DQ0				F0(DQ)		
	- 11	, ,,		(RFU)	VR-DQ1			V <sub>REF</sub>	-1(DQ)		
15	0F <sub>H</sub>	Lower-Byte Invert for DQ Calibration	W		Lo	wer-Byte	Invert Reg	ister for D	Q Calibrat	ion	
16	10 <sub>H</sub>	PASR_Bank	W				PASR Ba	ank Mask			
17	11 <sub>H</sub>	PASR_Segment	W				PASR Seg	ment Mas	k		
18	12 <sub>H</sub>	IT-LSB	R			DO	QS Oscillat	or Count-L	SB		
19	13 <sub>H</sub>	IT-MSB	R			DC	S Oscillate	or Count-N	/ISB		
20	14 <sub>H</sub>	Upper-Byte Invert for DQ Calibration	W		Uį	oper-Byte	Invert Reg	ister for D	Q Calibrat	ion	
21	15 <sub>H</sub>	RFU	N/A				(RI	FU)			
22	16 <sub>H</sub>	ODT Feature	W	(DI	FU)	ODT- CA0	ODT- CS0	ODT- CK0		SoC ODT(	)
22	• УН	OD I I calule	V V	(131)	3)	ODT- CA1	ODT- CS1	ODT- CK1		SoC ODT	I



[Table 3] Mode Register Assignment in LPDDR4 SDRAM

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
23	17 <sub>H</sub>	DQS interval timer run time	W			DQS in	terval time	er run time	setting		
24	18 <sub>H</sub>	TRR	R/W	TRR Mode	TR	R Mode B	An	Unlim- ited MAC	1	MAC Value	)
25	19 <sub>H</sub>	PPR Resource	R	Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0
26:29	1A <sub>H</sub> : 1D <sub>H</sub>	RFU	N/A			Re	eserved fo	r Future U	se		
30	1E <sub>H</sub>	Reserved for Testing	N/A			Reserved	for Testing	g-SDRAM	will ignore		
31	1F <sub>H</sub>	RFU	N/A			Re	eserved fo	r Future U	se		
32	20 <sub>H</sub>	DQ Calibration Pattern A	W			OQ Calibra	ition Patte	rn "A" (defa	ault = 5AH	)	
33:38	21 <sub>H</sub> ~26 <sub>H</sub>	(Do Not Use)	NA				Do No	ot Use			
39	27 <sub>H</sub>	Reserved for Testing	N/A			Reserved	for Testing	g-SDRAM	will ignore		
40	28 <sub>H</sub>	DQ Calibration Pattern B	W		Г	OQ Calibra	ition Patte	rn "B" (defa	ault = 3CH	)	
41:47	29 <sub>H</sub> ~2F <sub>H</sub>	(Do Not Use)	NA				Do No	ot Use			
48:50	30 <sub>H</sub> ~32 <sub>H</sub>	RFU	NA				(RI	FU)			
51	33 <sub>H</sub>	Single Ended RDQS, WDQS, CLK	W		(RF	-U)		Single ended Clock	Single ended WDQS	Single ended RDQS	(RFU)
52:63	34 <sub>H</sub> ~3F <sub>H</sub>	RFU	NA				(RI	FU)			

Applied when FSP = 0 Applied when FSP = 1

1) RFU bits shall be set to '0' during writes.
2) RFU bits shall be read as '0' during reads.
3) All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS\_t, DQS\_c shall be toggled.

4) All mode registers that are specified as RFU shall not be written.

5) Writes to read-only registers shall have no impact on the functionality of the device.

#### MR0\_Device Information (MA<7:0> = $00_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
CATR	(RI	=U)	RZ	<u>'</u> QI	(RI	=U)	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode		OP[0]	<ul><li>0<sub>B</sub>: Both legacy &amp; modified refresh mode supported</li><li>1<sub>B</sub>: Only modified refresh mode supported</li></ul>	
RZQI (Built-in Self-Test for RZQ)	Read-only	OP[4:3]	<ul> <li>00<sub>B</sub>: RZQ self-test not supported</li> <li>01<sub>B</sub>: ZQ-pin may connect to V<sub>SSQ</sub> or float</li> <li>10<sub>B</sub>: ZQ-pin may short to V<sub>DDQ</sub></li> <li>11<sub>B</sub>: ZQ-pin self test completed, no error condition detected</li> <li>(ZQ-pin may not connect to V<sub>SSQ</sub> or float, nor short to V<sub>DDQ</sub>)</li> </ul>	1,2,3,4
CATR (CA Terminating Rank)		OP[7]	<ul><li>0<sub>B</sub>: CA for this rank is not terminated</li><li>1<sub>B</sub>: CA for this rank can be terminated</li></ul>	5

#### NOTE

- 1) RZQI MR value, if supported, will be valid after the following sequence:
- a. Completion of MPC ZQCAL Start command to either channel.
- b. Completion of MPC ZQCAL Latch command to either channel then t<sub>ZQLAT</sub> is satisfied.
- RZQI value will be lost after Reset.
- 2) If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01<sub>B</sub>. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01<sub>B</sub> or OP[4:3] = 10<sub>B</sub> might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- 3) In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the device may not function as intended.
- 4) In ZQ self-test returns OP[4:3] = 11<sub>B</sub>, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240-Ω +/- 1%).
- 5) OP[7] is set at power-up, according to the state of the CA-ODT pad on the die and the state of MR11 OP[4:6]. If the CA ODT pad is tied LOW, then the die will not terminate the CA bus and MR0 OP[7]=0<sub>B</sub>, regardless of the state of ODTECA (MR11 OP[4:6]). If the CA-ODT pad is tied HIGH and ODTE-CA is enabled (MR11 OP[4:6] is valid), then this bit will be set (MR0 OP[7]=1<sub>B</sub>) and the die will terminate the CA bus.



#### MR1\_Device Feature 1 (MA<7:0> = $01_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RPST	n	WR (for AF	P)	RD-PRE	WR-PRE	В	BL

Function	Register Type	Operand	Data	Notes
BL (Burst Length)		OP[1:0]	<ul> <li>00<sub>B</sub>: BL=16 Sequential (default)</li> <li>01<sub>B</sub>: BL=32 Sequential</li> <li>10<sub>B</sub>: BL=16 or 32 Sequential (on-the-fly)</li> <li>All others: Reserved</li> </ul>	1,7
WR-PRE (WR Pre-amble Length)		OP[2]	0 <sub>B</sub> : Reserved 1 <sub>B</sub> : WR Pre-amble = 2×tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0 <sub>B</sub> : RD Pre-amble = Static (default) 1 <sub>B</sub> : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto- Precharge commands)	Write-only	OP[6:4]	000 <sub>B</sub> : nWR = 6 (default) 001 <sub>B</sub> : nWR = 10 010 <sub>B</sub> : nWR = 16 011 <sub>B</sub> : nWR = 20 100 <sub>B</sub> : nWR = 24 101 <sub>B</sub> : nWR = 30 110 <sub>B</sub> : nWR = 34 111 <sub>B</sub> : nWR = 40	2,5,6
RPST (RD Post-Amble Length)		OP[7]	<ul><li>0<sub>B</sub>: RD Post-amble = 0.5×tCK (default)</li><li>1<sub>B</sub>: RD Post-amble = 1.5×tCK</li></ul>	4,5,6

#### NOTE:

- 1) Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.

  2) The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. See "Read and Write Latencies" later in this section.
- 3) For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" pre-amble. See the Read Preamble and Postamble section in Operation timing for a drawing of each type of pre-amble.
- 4) OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS\_t. The optional postamble cycle is provided for the benefit of certain memory
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state
- of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.

  6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 7) Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

#### [Table 4] Read and Write Latencies

Read Late	ncy [nCK]	Write Late	ncy [nCK]	nWR	nRTP	Lower Clock	Upper Clock	
No DBI	w/ DBI	Set "A"	Set "B"	[nCK]	[nCK]	Frequency Limit [MHz] (Greater than)	Frequency Limit [MHz] (Same or less than)	Notes
6	6	4	4	6	8	10	266	
10	12	6	8	10	8	266	533	
14	16	8	12	16	8	533	800	
20	22	10	18	20	8	800	1066	400450
24	28	12	22	24	10	1066	1333	1,2,3,4,5,6
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	

- 1) The LPDDR4-SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value
- 2) DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0<sub>B</sub>, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1<sub>B</sub>, then the "w/DBI" column should be used for Read Latency.
- 3) Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0B, then Write Latency Set "A" should be used. When MR2 OP[6]=1B, then Write Latency Set "B" should be used.
- 4) The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto precharge). It is determined by RU(tWR/tCK) and required to set properly according to operating frequency ranges regardless of Write with Auto-
- 5) The programmed value of nRTP is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (auto precharge). It is determined by RU(tRTP/tCK) and required to set properly according to operating frequency ranges regardless of Write with Auto-
- 6) nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.



#### [Table 5] Burst Sequence for READ

ВI	вт	CA	C3	C2	C1	CO										Bur	st C	ycle	e Nu	umb	er a	and	Bui	rst A	Add	ress	Se	que	nce	)								
BL	ы	C4	CS	02	01	CU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		٧	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F																
16	seq	٧	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
10	seq	٧	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7																
		٧	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В																
		0 <sub>B</sub>	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F				
		0 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
32	seq	0 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
32	seq	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
		1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5	6	7
		1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В

#### NOTE:

- 1) C0-C1 are assumed to be '0', and are not transmitted on the command bus. 2) The starting burst address is on 64-bit (4n) boundaries.

#### [Table 6] Burst Sequence for Write

BL	RT	C4	C3	C2	C1	CO										Bur	st C	ycl	e Nu	umb	er a	nd	Bur	st A	Addı	ess	Se	que	nce	1								
	٥.	04	00	02	0.		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	seq	٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F						7										
32	seq	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

- NOTE:
  1) C0-C1 are assumed to be '0', and are not transmitted on the command bus.
  2) The starting address is on 256-bit (16n) boundaries for Burst length 16.
  3) The starting address is on 512-bit (32n) boundaries for Burst length 32.
  4) C2-C3 shall be set to '0' for all Write operations.

## LPDDR4 SDRAM

#### MR2\_Device Feature 2 (MA<7:0> = $02_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
WR Lev	WLS		WL			RL	

Function	Register Type	Operand	Data	Notes
Function  RL (Read latency)	Register Type	Operand  OP[2:0]	RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0 <sub>B</sub> )  000 <sub>B</sub> : RL=6, nRTP=8 (Default)  001 <sub>B</sub> : RL=10, nRTP=8  010 <sub>B</sub> : RL=14, nRTP=8  011 <sub>B</sub> : RL=20, nRTP=8  100 <sub>B</sub> : RL=24, nRTP=10  101 <sub>B</sub> : RL=32, nRTP=12  110 <sub>B</sub> : RL=36, nRTP=16  RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1 <sub>B</sub> )  000 <sub>B</sub> : RL= 6, nRTP=8  001 <sub>B</sub> : RL= 12, nRTP=8  010 <sub>B</sub> : RL= 16, nRTP=8  011 <sub>B</sub> : RL= 22, nRTP=8  100 <sub>B</sub> : RL= 23, nRTP=10  101 <sub>B</sub> : RL= 36, nRTP=12  110 <sub>B</sub> : RL= 36, nRTP=14  111 <sub>B</sub> : RL= 36, nRTP=14	1,3,4
WL (Write latency)	Write-only	OP[5:3]	WL Set "A" (MR2 OP[6]=0 <sub>B</sub> )  000 <sub>B</sub> : WL=4 (Default)  001 <sub>B</sub> : WL=8  011 <sub>B</sub> : WL=10  100 <sub>B</sub> : WL=12  101 <sub>B</sub> : WL=14  110 <sub>B</sub> : WL=18  WL Set "B" (MR2 OP[6]=1 <sub>B</sub> )  000 <sub>B</sub> : WL=4  001 <sub>B</sub> : WL=8  010 <sub>B</sub> : WL=12  011 <sub>B</sub> : WL=18  100 <sub>B</sub> : WL=12  111 <sub>B</sub> : WL=18  100 <sub>B</sub> : WL=12  111 <sub>B</sub> : WL=30  111 <sub>B</sub> : WL=34	1,3,4
WLS (Write latency set)		OP[6]	0 <sub>B</sub> : WL Set "A" (default) 1 <sub>B</sub> : WL Set "B"	1,3,4
WR Leveling		OP[7]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	2

- 1) See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
- 2) After a MRW to set the Write Leveling Enable bit (OP[7]=1<sub>B</sub>), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0<sub>B</sub>). No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



#### LPDDR4 SDRAM

#### MR3\_I/O Configuration 1 (MA<7:0> = $03_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)		OP[0]	<b>0</b> <sub>B</sub> : V <sub>DDQ</sub> /2.5 <b>1</b> <sub>B</sub> : V <sub>DDQ</sub> /3 (default)	1,4
WR PST (WR Post-Amble Length)		OP[1]	0 <sub>B</sub> : WR Post-amble = 0.5×tCK (default) 1 <sub>B</sub> : WR Post-amble = 1.5×tCK (Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	<ul><li>0<sub>B</sub>: PPR protection disabled (default)</li><li>1<sub>B</sub>: PPR protection enabled</li></ul>	6
PDDS (Pull-Down Drive Strength)	Write-only	OP[5:3]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 (default) 111 <sub>B</sub> : Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	2,3

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

  4) For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
- 5) Refer to the supplier data sheet for vender specific function. 1.5×tCK apply > 1.6GHz clock.
- 6) If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

## datasheet

## LPDDR4 SDRAM

#### $MR4_Refresh rate (MA<7:0> = 04_H)$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	Thermal Offset		PPRE	SR Abort	R	Refresh Rat	е

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read-only	OP[2:0]	000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded 001 <sub>B</sub> : 4x refresh 010 <sub>B</sub> : 2x refresh 011 <sub>B</sub> : 1x refresh (default) 100 <sub>B</sub> : 0.5x refresh 101 <sub>B</sub> : 0.25x refresh, no de-rating 110 <sub>B</sub> : 0.25x refresh, with de-rating 111 <sub>B</sub> : SDRAM High temperature operating limit exceeded	1,2,3,4 7,8,9
SR Abort (Self Refresh Abort)	Write-only	OP[3]	0 <sub>B</sub> : Disable (default) 1 <sub>B</sub> : Enable	9,11
PPRE (Post-package repair entry/exit)	Write-only	OP[4]	0 <sub>B</sub> : Exit PPR mode (default) 1 <sub>B</sub> : Enter PPR mode	5,9
Thermal Offset (Vender Specific Func- tion)	Write-only	OP[6:5]	00 <sub>B</sub> : No offset, 0~5°C gradient (default) 01 <sub>B</sub> : 5°C offset, 5~10°C gradient 10 <sub>B</sub> : 10°C offset, 10~15°C gradient 11 <sub>B</sub> : Reserved	10
TUF (Temperature Update Flag)	Read-only	OP[7]	<ul> <li>0<sub>B</sub>: No change in OP[2:0] since last MR4 read (default)</li> <li>1<sub>B</sub>: Change in OP[2:0] since last MR4 read</li> </ul>	6,7,8

#### NOTE:

- 1) The refresh rate for each MR4 OP[2:0] setting applies to tREFI, tREFIpb and tREFW. OP[2:0]=011<sub>B</sub> corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1<sub>B</sub>, the device temperature is greater than 85°C.
- 2) At higher temperatures (>85°C), AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set OP[2:0]=110<sub>B</sub>. See derating timing requirements in the AC Timing section.
- 3) DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- 4) The device may not operate properly when OP[2:0]=000<sub>B</sub> or 111<sub>B</sub>.
- 5) Post-package repair can be entered or exited by writing to OP[4].
- 6) When OP[7]=1<sub>B</sub>, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- 7) OP[7]=0<sub>B</sub> at power-up. OP[2:0] bits are valid after initialization sequence (Te).
- 8) See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
- 9) OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- 10) Refer to the supplier data sheet for vender specific function.
- 11) Self refresh abort feature is available for higher density devices starting with 12Gb device.

#### MR5\_Basic Configuration 1 (MA<7:0> = $05_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		LF	PDDR4 Ma	nufacturer	ID		

Function	Register Type	Operand	Data	Notes
LPDDR4 Manufacturer ID	Read-only	OP[7:0]	<b>0000 0001</b> <sub>B</sub> : Samsung	

#### MR6\_Basic Configuration 2 (MA<7:0> = $06_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID-1							

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	<b>0000 0110</b> <sub>B</sub> : G-version	1

#### NOTE:

1) MR6 is vendor specific.



#### MR7\_Basic Configuration 3 (MA<7:0> = $07_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		F	Revision ID-	-2			Single ended mode

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-2		OP[7:1]	0000 000 <sub>B</sub>	1
Single ended mode	Read-only	OP[0]	<ul><li>0<sub>B</sub>: No support for Single ended mode</li><li>1<sub>B</sub>: Support for Single ended mode</li></ul>	2

#### NOTE:

- 1) MR7 is vendor specific.
  2) Support for Single Ended Mode is optional. If supported, Single Ended Write DQS, Read DQS and CK can be enabled in MR51.

#### MR8\_Basic Configuration 4 (MA<7:0> = $08_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
I/O v	vidth		Der	nsity		Туре		

Function	Register Type	Operand	Data	Notes
Туре		OP[1:0]	00 <sub>B</sub> : S16 SDRAM (16n pre-fetch) All Others: Reserved	
Density	Read-only	OP[5:2]	0000 <sub>B</sub> : 2Gb single channel die 0001 <sub>B</sub> : 3Gb single channel die 0010 <sub>B</sub> : 4Gb single channel die 0011 <sub>B</sub> : 6Gb single channel die 0100 <sub>B</sub> : 8Gb single channel die 0101 <sub>B</sub> : 12Gb single channel die 0110 <sub>B</sub> : 16Gb single channel die All Others: Reserved	
I/O width		OP[7:6]	00 <sub>B</sub> : x16 (per channel) All Others : Reserved	

#### MR9\_Test Mode (MA<7:0> = $09_H$ ):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Ī	Vendor-specific Test Register							

#### NOTE:

1) Only  $00_{\mbox{H}}$  should be written to this register.

#### MR10\_IO Calibration (MA<7:0> = $0A_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
						ZQ- Reset	

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OPIOI	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : ZQ Reset	1,2

- 1) See ZQCal Timing Parameters for calibration latency and timing in AC Timing table.
- 2) If the ZQ-pin is connected to VDDQ through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to VSS, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.



#### MR11\_ODT Feature (MA<7:0> = $0B_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)		CA ODT		(RFU)		DQ ODT	

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On- Die-Termination)	- Write-only	OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
CA ODT (CA Bus Receiver On- Die-Termination)		OP[6:4]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage
- and temperature vary.

  2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



#### $MR12_{REF(CA)}$ Setting/Range (MA<7:0> = 0C<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
(RFU)	VR-CA		V <sub>REF(CA)</sub>					

Function	Register Type	Operand	Data	Notes
V <sub>REF(CA)</sub> (V <sub>REF(CA)</sub> Setting)	Read/Write	OP[5:0]	000000 <sub>B</sub> : Thru . 110010 <sub>B</sub> : See table below All Others: Reserved	1,2,3,5 ,6
VR-CA (V <sub>REF(CA)</sub> Range)		OP[6]	<b>0</b> <sub>B</sub> : V <sub>REF(CA)</sub> Range[0] enabled <b>1</b> <sub>B</sub> : V <sub>REF(CA)</sub> Range[1] enabled (default)	1,2,4,5 ,6

#### NOTE:

- 1) This register controls the  $V_{\mathsf{REF}(\mathsf{CA})}$  levels. Refer to Table 7, VREF Settings for Range[0] and Range[1].
- 2) A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

  3) A write to OP[5:0] sets the internal V<sub>REF(CA)</sub> level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for V<sub>REF(CA)</sub> to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF(CA)</sub> training for more information.
- 4) A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF(CA)</sub> ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF(CA)</sub> regis-
- ter. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.

  5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

#### [Table 7] V<sub>REF</sub> Settings for Range[0] and Range[1]

Function	Operand	Range[0]	Values (%of V <sub>DD2</sub> )	Range[1] Valu	ues (%of V <sub>DD2</sub> )	Notes
		<b>000000</b> <sub>B</sub> : 10.0%	<b>011010</b> <sub>B</sub> : 20.4%	<b>000000</b> <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	
		<b>000001</b> <sub>B</sub> : 10.4%	<b>011011</b> <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		<b>000010</b> <sub>B</sub> : 10.8%	<b>011100</b> <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	<b>011100</b> <sub>B</sub> : 33.2%	
		<b>000011</b> <sub>B</sub> : 11.2%	<b>011101</b> <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	<b>011101</b> <sub>B</sub> : 33.6%	
		<b>000100</b> <sub>B</sub> : 11.6%	<b>011110</b> <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	<b>011110</b> <sub>B</sub> : 34.0%	
		<b>000101<sub>B</sub></b> : 12.0%	<b>011111</b> <sub>B</sub> : 22.4%	<b>000101<sub>B</sub></b> : 24.0%	<b>011111<sub>B</sub></b> : 34.4%	
		<b>000110<sub>B</sub></b> : 12.4%	<b>100000</b> <sub>B</sub> : 22.8%	<b>000110</b> <sub>B</sub> : 24.4%	<b>100000</b> <sub>B</sub> : 34.8%	
		<b>000111<sub>B</sub></b> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		<b>001000</b> <sub>B</sub> : 13.2%	<b>100010<sub>B</sub></b> : 23.6%	<b>001000<sub>B</sub></b> : 25.2%	<b>100010<sub>B</sub></b> : 35.6%	
		<b>001001<sub>B</sub></b> : 13.6%	<b>100011</b> <sub>B</sub> : 24.0%	<b>001001</b> <sub>B</sub> : 25.6% <b>100011</b> <sub>B</sub> : 36	<b>100011</b> <sub>B</sub> : 36.0%	
		<b>001010<sub>B</sub></b> : 14.0%	<b>100100<sub>B</sub></b> : 24.4%	<b>001010<sub>B</sub></b> : 26.0%	<b>100100<sub>B</sub></b> : 36.4%	
		<b>001011<sub>B</sub></b> : 14.4%	<b>100101<sub>B</sub></b> : 24.8%	<b>001011</b> <sub>B</sub> : 26.4%	<b>100101<sub>B</sub></b> : 36.8%	
V <sub>REF</sub>	ODIE-OI	<b>001100<sub>B</sub></b> : 14.8%	<b>100110<sub>B</sub></b> : 25.2%	<b>001100</b> <sub>B</sub> : 26.8%	<b>100110</b> <sub>B</sub> : 37.2%	100
Settings for MR12	OP[5:0]	<b>001101</b> <sub>B</sub> : 15.2%	<b>100111</b> <sub>B</sub> : 25.6%	<b>001101</b> <sub>B</sub> : 27.2% (Default)	<b>100111<sub>B</sub></b> : 37.6%	1,2,3
IVIIXIZ		<b>001110<sub>B</sub></b> : 15.6%	<b>101000<sub>B</sub></b> : 26.0%	<b>001110<sub>B</sub></b> : 27.6%	<b>101000<sub>B</sub></b> : 38.0%	
		<b>001111<sub>B</sub></b> : 16.0%	<b>101001<sub>B</sub></b> : 26.4%	<b>001111<sub>B</sub></b> : 28.0%	<b>101001</b> <sub>B</sub> : 38.4%	
		<b>010000<sub>B</sub></b> : 16.4%	<b>101010<sub>B</sub></b> : 26.8%	<b>010000</b> <sub>B</sub> : 28.4%	<b>101010<sub>B</sub></b> : 38.8%	
		<b>010001<sub>B</sub></b> : 16.8%	<b>101011<sub>B</sub></b> : 27.2%	<b>010001</b> <sub>B</sub> : 28.8%	<b>101011<sub>B</sub></b> : 39.2%	
		<b>010010<sub>B</sub></b> : 17.2%	<b>101100<sub>B</sub></b> : 27.6%	<b>010010<sub>B</sub></b> : 29.2%	<b>101100</b> <sub>B</sub> : 39.6%	
		<b>010011<sub>B</sub></b> : 17.6%	<b>101101<sub>B</sub></b> : 28.0%	<b>010011<sub>B</sub></b> : 29.6%	<b>101101</b> <sub>B</sub> : 40.0%	
		<b>010100<sub>B</sub></b> : 18.0%	<b>101110<sub>B</sub></b> : 28.4%	<b>010100</b> <sub>B</sub> : 30.0%	<b>101110<sub>B</sub></b> : 40.4%	
		<b>010101<sub>B</sub></b> : 18.4%	<b>101111<sub>B</sub></b> : 28.8%	<b>010101<sub>B</sub></b> : 30.4%	<b>101111<sub>B</sub></b> : 40.8%	
		<b>010110<sub>B</sub></b> : 18.8%	<b>110000</b> <sub>B</sub> : 29.2%	<b>010110</b> <sub>B</sub> : 30.8%	<b>110000</b> <sub>B</sub> : 41.2%	
		<b>010111<sub>B</sub></b> : 19.2%	<b>110001<sub>B</sub></b> : 29.6%	<b>010111<sub>B</sub></b> : 31.2%	<b>110001</b> <sub>B</sub> : 41.6%	
		<b>011000</b> <sub>B</sub> : 19.6%	<b>110010</b> <sub>B</sub> : 30.0%	<b>011000</b> <sub>B</sub> : 31.6%	<b>110010</b> <sub>B</sub> : 42.0%	
		<b>011001</b> <sub>B</sub> : 20.0%	All Others: Reserved	<b>011001</b> <sub>B</sub> : 32.0%	All Others: Reserved	

- 1) These values may be used for MR12 OP[5:0] to set the V<sub>REF(CA)</sub> levels in the LPDDR4-SDRAM.
  2) The range may be selected in the MR12 register by setting OP[6] appropriately.
- 3) The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.



#### $MR13\_CBT,RPT,VRO,VRCG,RRO,DM\_DIS,FSP-WR,FSP-OP(MA<7:0> = 0D_H)$ :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Training)		OP[0]	<ul><li>0<sub>B</sub>: Normal Operation (default)</li><li>1<sub>B</sub>: Command Bus Training Mode Enabled</li></ul>	1
RPT (Read Preamble Training Mode)	Write-only	OP[1]	<b>0</b> <sub>B</sub> : Disable (default) <b>1</b> <sub>B</sub> : Enable	
VRO (V <sub>REF</sub> Output)		OP[2]	$oldsymbol{0_B}$ : Normal operation (default) $oldsymbol{1_B}$ : Output the $V_{REF(CA)}$ and $V_{REF(DQ)}$ values on DQ bits	2
VRCG (V <sub>REF</sub> Current Generator)		OP[3]	0 <sub>B</sub> : Normal operation (default) 1 <sub>B</sub> : V <sub>REF</sub> fast response (high current) mode	3
RRO (Refresh Rate Option)		OP[4]	0 <sub>B</sub> : Disable codes 001 and 010 in MR4 OP[2:0] 1 <sub>B</sub> : Enable all codes in MR4 OP[2:0]	4,5
DMD (Data Mask Disable)		OP[5]	<ul><li>0<sub>B</sub>: Data Mask Operation Enabled (default)</li><li>1<sub>B</sub>: Data Mask Operation Disabled</li></ul>	6
FSP-WR (Frequency Set Point Write/Read)		OP[6]	0 <sub>B</sub> : Frequency-Set-Point [0] (default) 1 <sub>B</sub> : Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	<b>0</b> <sub>B</sub> : Frequency-Set-Point [0] (default) <b>1</b> <sub>B</sub> : Frequency-Set-Point [1]	8

- 1) A write to set OP[0]=1<sub>B</sub> causes the LPDDR4-SDRAM to enter the Command Bus training mode. When OP[0]=1<sub>B</sub> and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0<sub>B</sub>) and return to normal operation. See the Command Bus Training section for more information.
- 2) When set, the LPDDR4-SDRAM will output the V<sub>REF(CA)</sub> and V<sub>REF(DQ)</sub> voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels. The DQ pins used for V<sub>REF</sub> output are vendor specific.
- 3) When  $OP[3]=1_B$ , the  $V_{REF}$  circuit uses a high-current mode to improve  $V_{REF}$  settling time.
- 4) MR13 OP[4] RRO bit is valid only when MR0 OP[0]= 1<sub>B</sub>. For LPDDR4 devices with MR0 OP[0] = 0<sub>B</sub>, MR4 OP[2:0] bits are not dependent on MR13 OP4.
- 5) When OP[4] = 0<sub>B</sub>, only 001<sub>B</sub> and 010<sub>B</sub> in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011<sub>B</sub> instead of 001<sub>B</sub> or 010<sub>B</sub> in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
- 6) When enabled (OP[5]=0<sub>B</sub>) data masking is enabled for the device. When disabled (OP[5]=1<sub>B</sub>), masked write command is illegal. See LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function in operation timing datasheet.
- 7) FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V<sub>REF(CA)</sub> Setting, V<sub>REF(CA)</sub> Range, V<sub>REF(DQ)</sub> Setting, V<sub>REF(DQ)</sub> Range. For more information, refer to Frequency Set Point section in operations and timing spec.
- 8) FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V<sub>REF(CA)</sub> Setting, V<sub>REF(CA)</sub> Setting, V<sub>REF(DQ)</sub> Setting, V<sub>REF(DQ)</sub> Range. For more information, refer to Frequency Set Point section in operations and timing spec.

#### $MR14_{V_{REF(DO)}}$ Setting/Range (MA<7:0> = 0E<sub>H</sub>):

Ī	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RFU)	VR(DQ)			$V_{REF}$	F(DQ)		

Function	Register Type	Operand	Data	Notes
V <sub>REF(DQ)</sub> (V <sub>REF(DQ)</sub> Setting)	Read/Write	OP[5:0]	000000 <sub>B</sub> : Thru . 110010 <sub>B</sub> : See table below All Others: Reserved	1,2,3,5 ,6
V <sub>REF(DQ)</sub> (V <sub>REF(DQ)</sub> Range)		OP[6]	<b>0</b> <sub>B</sub> : V <sub>REF(DQ)</sub> Range [0] enabled <b>1</b> <sub>B</sub> : V <sub>REF(DQ)</sub> Range [1] enabled (default)	1,2,4,5 ,6

#### NOTE:

- 1) This register controls the  $V_{REF(DQ)}$  levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(DQ)[1] may be selected by setting OP[6] appropriately.
- 2) A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

  3) A write to OP[5:0] sets the internal V<sub>REF(DQ)</sub> level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for V<sub>REF(DQ)</sub> to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF(DO)</sub> training for more information.
- 4) A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF(DQ)</sub> ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF(DQ)</sub> register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

#### [Table 8] VREF Settings for Range[0] and Range[1]

Function	Operand	Range[0]	Values (%of VDDQ)	Range[1] Value	es (%of VDDQ)	Note
		<b>000000</b> <sub>B</sub> : 10.0%	<b>011010</b> <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	<b>011010<sub>B</sub></b> : 32.4%	
		<b>000001</b> <sub>B</sub> : 10.4%	<b>011011<sub>B</sub></b> : 20.8%	000001 <sub>B</sub> : 22.4%	<b>011011<sub>B</sub></b> : 32.8%	
		<b>000010</b> <sub>B</sub> : 10.8%	<b>011100</b> <sub>B</sub> : 21.2%	<b>000010</b> <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		<b>000011</b> <sub>B</sub> : 11.2%	<b>011101</b> <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	<b>011101</b> <sub>B</sub> : 33.6%	
		<b>000100</b> <sub>B</sub> : 11.6%	<b>011110</b> <sub>B</sub> : 22.0%	<b>000100</b> <sub>B</sub> : 23.6%	<b>011110</b> <sub>B</sub> : 34.0%	
		<b>000101<sub>B</sub></b> : 12.0%	<b>011111</b> <sub>B</sub> : 22.4%	<b>000101</b> <sub>B</sub> : 24.0%	<b>011111</b> <sub>B</sub> : 34.4%	
		<b>000110</b> <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	<b>000110</b> <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		<b>000111</b> <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		<b>001000<sub>B</sub></b> : 13.2%	100010 <sub>B</sub> : 23.6%	<b>001000<sub>B</sub></b> : 25.2%	<b>100010<sub>B</sub></b> : 35.6%	
		<b>001001<sub>B</sub></b> : 13.6%	<b>100011</b> <sub>B</sub> : 24.0%	<b>001001</b> <sub>B</sub> : 25.6%	<b>100011</b> <sub>B</sub> : 36.0%	
		<b>001010<sub>B</sub></b> : 14.0%	100100 <sub>B</sub> : 24.4%	<b>001010<sub>B</sub></b> : 26.0%	<b>100100<sub>B</sub></b> : 36.4%	
		<b>001011</b> <sub>B</sub> : 14.4%	<b>100101</b> <sub>B</sub> : 24.8%	<b>001011<sub>B</sub></b> : 26.4%	<b>100101<sub>B</sub></b> : 36.8%	
VREF	OP[5:0]	<b>001100</b> <sub>B</sub> : 14.8%	<b>100110</b> <sub>B</sub> : 25.2%	<b>001100</b> <sub>B</sub> : 26.8%	<b>100110</b> <sub>B</sub> : 37.2%	
Settings for MR14		<b>001101<sub>B</sub></b> : 15.2%	<b>100111<sub>B</sub></b> : 25.6%	<b>001101<sub>B</sub></b> : 27.2% (Default)	<b>100111<sub>B</sub></b> : 37.6%	1,2
IVIR 14		<b>001110</b> <sub>B</sub> : 15.6%	<b>101000</b> <sub>B</sub> : 26.0%	<b>001110</b> <sub>B</sub> : 27.6%	<b>101000</b> <sub>B</sub> : 38.0%	
		<b>001111<sub>B</sub></b> : 16.0%	101001 <sub>B</sub> : 26.4%	<b>001111<sub>B</sub></b> : 28.0%	<b>101001</b> <sub>B</sub> : 38.4%	
		<b>010000<sub>B</sub></b> : 16.4%	<b>101010</b> <sub>B</sub> : 26.8%	<b>010000</b> <sub>B</sub> : 28.4%	<b>101010<sub>B</sub></b> : 38.8%	
		<b>010001<sub>B</sub></b> : 16.8%	<b>101011<sub>B</sub></b> : 27.2%	010001 <sub>B</sub> : 28.8%	<b>101011<sub>B</sub></b> : 39.2%	
		<b>010010</b> <sub>B</sub> : 17.2%	<b>101100</b> <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	<b>101100</b> <sub>B</sub> : 39.6%	
		<b>010011</b> <sub>B</sub> : 17.6%	<b>101101</b> <sub>B</sub> : 28.0%	<b>010011</b> <sub>B</sub> : 29.6%	<b>101101<sub>B</sub></b> : 40.0%	
		<b>010100<sub>B</sub></b> : 18.0%	<b>101110<sub>B</sub></b> : 28.4%	<b>010100</b> <sub>B</sub> : 30.0%	<b>101110<sub>B</sub></b> : 40.4%	
		<b>010101<sub>B</sub></b> : 18.4%	<b>101111</b> <sub>B</sub> : 28.8%	<b>010101</b> <sub>B</sub> : 30.4%	<b>101111<sub>B</sub></b> : 40.8%	
		<b>010110<sub>B</sub></b> : 18.8%	<b>110000</b> <sub>B</sub> : 29.2%	<b>010110</b> <sub>B</sub> : 30.8%	<b>110000</b> <sub>B</sub> : 41.2%	
		<b>010111</b> <sub>B</sub> : 19.2%	<b>110001</b> <sub>B</sub> : 29.6%	<b>010111</b> <sub>B</sub> : 31.2%	<b>110001</b> <sub>B</sub> : 41.6%	
		<b>011000</b> <sub>B</sub> : 19.6%	<b>110010</b> <sub>B</sub> : 30.0%	<b>011000</b> <sub>B</sub> : 31.6%	<b>110010</b> <sub>B</sub> : 42.0%	
		<b>011001<sub>B</sub></b> : 20.0%	All Others: Reserved	<b>011001</b> <sub>B</sub> : 32.0%	All Others: Reserved	

- 1) These values may be used for MR14 OP[5:0] to set the V<sub>REF(DQ)</sub> levels in the LPDDR4-SDRAM.
- 2) The range may be selected in the MR14 register by setting OP[6] appropriately.
- 3) The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.



#### MR15\_Lower-Byte Invert for DQ Calibration (MA<7:0> = $0F_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
	Lower-Byte Invert Register for DQ Calibration										

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: <b>0</b> <sub>B</sub> : Do not invert <b>1</b> <sub>B</sub> : Invert the DQ Calibration patterns in MR32 and MR40  Default value for OP[7:0]=55 <sub>H</sub>	1,2,3

- 1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted. 2) DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

#### [Table 9] MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

#### $MR16_PASR_Bank Mask (MA<7:0> = 010_H):$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
PASR Bank Mask									

Function	Register Type	Operand	Data	Notes
Bank [7:0] Mask	Write-only	OP[7:0]	<ul><li>0<sub>B</sub>: Bank Refresh Enabled (default) : Unmasked</li><li>1<sub>B</sub>: Bank Refresh disabled : Masked</li></ul>	1

OP 0 8	Bank Mask	8-Bank SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7

- 1) When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
  2) PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

#### MR17\_PASR Segment Mask (MA<7:0> = 011<sub>H</sub>):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
Ī	PASR Segment Mask									

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0 <sub>B</sub> : Segment Refresh enabled (default) 1 <sub>B</sub> : Segment Refresh disabled	

Segment	ОР	Segment Mask	2Gb per channel R13:11	3Gb per channel R14:12	4Gb per channel R14:12	6Gb per channel R15:13	8Gb per channel R15:13	12Gb per channel R16:14	16Gb per channel R16:14	
0	0	XXXXXXX1	-	000 <sub>B</sub>						
1	1	XXXXXX1X		001 <sub>B</sub>						
2	2	XXXXX1XX		010 <sub>B</sub>						
3	3	XXXX1XXX				011 <sub>B</sub>				
4	4	XXX1XXXX				100 <sub>B</sub>				
5	5	XX1XXXXX				101 <sub>B</sub>				
6	6	X1XXXXXX	110 <sub>B</sub>	Not	110 <sub>B</sub>	Not	110 <sub>B</sub>	Not	110 <sub>B</sub>	
7	7	1XXXXXXX	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	

#### NOTE:

- 1) This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.

  2) PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.
- 3) For 3Gb, 6Gb and 12Gb per channel densities, OP[7:6] must always be LOW (=00B).

#### $MR18_{IT-LSB} (MA<7:0> = 12_{H}) :$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
DQS Oscillator Count-LSB									
davidn@hsrp.com.ch									

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 LSB DRAM DQS Oscillator Count	1,2,3

#### NOTE:

- 1) MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count. 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

#### $MR19_{IT-MSB} (MA<7:0> = 13_{H}) :$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
DQS Oscillator Count-MSB									

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

#### NOTE

- 1) MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



#### MR20\_Upper-Byte Invert for DQ Calibration (MA<7:0> = $14_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Upper-Byte Invert Register for DQ Calibration								

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:	1,2

- 1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted. 2) DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40. 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

#### [Table 10] MR20 Invert Register Pin Mapping

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

 $MR21_{RFU} (MA<7:0> = 015_{H}):$ 



#### LPDDR4 SDRAM

#### MR22\_ODT Feature (MA<7:0> = $16_H$ ):

Ī	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I	(RF	-U)	ODTD- CA	ODTE- CS	ODTE- CK		SoC ODT	

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)		OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)	Write-only	OP[3]	0 <sub>B</sub> : ODT-CK Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CK Over-ride Enabled	2,3,4, 6,8
ODTE-CS (CS ODT enable for non- terminating rank)		OP[4]	0 <sub>B</sub> : ODT-CS Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CS Over-ride Enabled	2,3,5, 6,8
ODTD-CA (CA ODT termination disable)		OP[5]	0 <sub>B</sub> : ODT-CA Obeys ODT_CA bond pad (default) 1 <sub>B</sub> : ODT-CA Disabled	2,3,6, 7,8

- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

  3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

  4) When OP[3]=1<sub>B</sub>, then the CK signals will be terminated to the value set by MR11 OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond
- pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs
- 5) When OP[4]=1<sub>B</sub>, then the CS signal will be terminated to the value set by MR11 OP[6:4] regardless of the state of the CDT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
- 6) For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT\_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals.

  7) When OP[5]=0<sub>B</sub>, CA[5:0] will terminate when the ODT\_CA bond pad is HIGH and MR11 OP[6:4] is VALID, and disables termination when ODT\_CA is LOW or MR11-OP[6:4]
- is disabled. When OP[5]=1<sub>B</sub>, termination for CA[5:0] is disabled, regardless of the state of the ODT\_CA bond pad or MR11 OP[6:4].
- 8) To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self-refresh, Self-refresh Power-down, Active Power-down and Precharge Power-down.

#### MR23\_DQS Interval Timer Run Time (MA<7:0> = 17<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
DQS interval timer run time setting								

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	00000000 <sub>B</sub> : DQS interval timer stop via MPC Command (Default) 00000001 <sub>B</sub> : DQS timer stops automatically at 16 <sup>th</sup> clocks after timer start 00000010 <sub>B</sub> : DQS timer stops automatically at 32 <sup>nd</sup> clocks after timer start 00000011 <sub>B</sub> : DQS timer stops automatically at 48 <sup>th</sup> clocks after timer start 00000100 <sub>B</sub> : DQS timer stops automatically at 64 <sup>th</sup> clocks after timer start	1,2

#### $MR24\_TRR (MA<7:0> = 18_H):$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TRR Mode	TF	RR mode B	An	Unlim- ited MAC		MAC Value	

Function	Register Type	Operand	Data	Notes
MAC Value	Read-only	OP[2:0]	000 <sub>B</sub> : Unknown when bit OP3 =0 <sup>1)</sup> Unlimited when bit OP3=1 <sup>2)</sup> 001 <sub>B</sub> : 700K 010 <sub>B</sub> : 600K 011 <sub>B</sub> : 500K 100 <sub>B</sub> : 400K 101 <sub>B</sub> : 300K 111 <sub>B</sub> : 200K	
Unlimited MAC		OP[3]	<ul><li>0<sub>B</sub>: OP[2:0] define MAC value</li><li>1<sub>B</sub>: Unlimited MAC value <sup>2), 3)</sup></li></ul>	
TRR Mode BAn	Write-only	OP[6:4]	000 <sub>B</sub> : Bank 0 001 <sub>B</sub> : Bank 1 010 <sub>B</sub> : Bank 2 011 <sub>B</sub> : Bank 3 100 <sub>B</sub> : Bank 4 101 <sub>B</sub> : Bank 5 110 <sub>B</sub> : Bank 6 111 <sub>B</sub> : Bank 7	
TRR Mode		OP[7]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	

- 1) Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
  2) There is no restriction to number of activates.
  3) MR24 OP [2:0] is set to ZERO.



NOTE:

1) MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000<sub>B</sub>.

<sup>2)</sup> MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

# MR25\_PPR Resources (MA<7:0> = $19_H$ ):

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	<ul><li>0<sub>B</sub>: PPR Resource is not available</li><li>1<sub>B</sub>: PPR Resource is available</li></ul>	

 $MR26-29_{RFU} (MA<7:0> = 1A_{H} - 1D_{H})$ :

MR30\_Reserved for Testing (MA<7:0> =  $1E_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	•		Valid	0 or 1			

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

#### NOTE:

 $MR31_(RFU) (MA<7:0> = 1F_H):$ 

# MR32\_DQ Calibration Pattern A (MA<7:0>=20H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		DQ Calibra	ation Patte	rn "A" (defa	ult = 5A <sub>H</sub> )		

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	${f X_B}$ : An MPC command with OP[6:0]=1000011 <sub>B</sub> causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

MR33:38\_(Do Not Use) (MA<7:0> =  $21_{H}$ - $26_{H}$ ):

MR39\_Reserved for Testing (MA<7:0> =  $27_H$ ):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	•		Valid	0 or 1	•		

1	Function	Register Type	Operand	Data	Notes
Ī	SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

## NOTE:



<sup>1)</sup> This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

<sup>1)</sup> This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

# MR40\_DQ Calibration Pattern B (MA<7:0>=28<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		DQ Calibra	ation Pattei	rn "B" (defa	ult = 3C <sub>H</sub> )		

Function Register Type Operand		Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write-only		<b>X<sub>B</sub></b> : A default pattern "3C <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32,for more information.	1,2,3

#### NOTE:

- 1) The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27<sub>H</sub>, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111<sub>B</sub>
- 2) MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.
  3) The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].
- 4) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3 OP[6].

MR41:47\_ (Do Not Use)(MA<7:0> =  $29_{H}$ \_2F<sub>H</sub>):

 $MR48:50_{RFU}$  (MA<7:0> =  $30_{H}$  -  $32_{H}$ ):

MR51 Single Ended RDQS, WDQS, Clock (MA<7:0> = 33<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RI	=U)		Single ended	Single	Single ended	(RFU)
				Clock	WDQS	RDQS	

Function	Register Type	Operand	Data	Notes
Single ended RDQS		OP[1]	<ul><li>0<sub>B</sub>: Differential Read DQS (Default)</li><li>1<sub>B</sub>: Single ended Read DQS</li></ul>	1,2,3,4 ,5,
Single ended WDQS	Write-only	OP[2]	0 <sub>B</sub> : Differential Write DQS (Default) 1 <sub>B</sub> : Single ended Write DQS	1,2,3,4 ,6
Single ended Clock		OP[3]	0 <sub>B</sub> : Differential Clock (Default), CK_t /CK_c 1 <sub>B</sub> : Single ended Clock, Only CK_t	1,2,3,4 ,7

## NOTE:

- 1) The features described in MR51 are optional. Please check the vendor for the availability
- 2) Device support for single ended mode features (MR51 OP[3:1]) is indicated in MR0 OP[5]

  3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 5) When single ended RDQS mode is enabled (MR51  $OP[1] = \overline{1}_b$ ), DRAM drives Read DQSB low or Hi-Z.
- 6) When single ended WDQS mode is enabled (MR51 OP[2] =1b), Write DQSB is required to be at a valid logic level. A valid Write DQSB signal will meet this requirement.
- 7) When single ended Clock mode is enabled (MR51 OP[3] =1b), CK\_c is required to be the valid level required to be at a valid logic level. A valid CK\_c signal will meet this

When DRAM is operating with single-ended mode, both CLKB and write DQSB shall be on "Low" state at all times whereas read DQSB is always on "Hi-Z" state. Refer to the table below.

		Differential Mode	Single-Ended Mode
CLK	CLK	Valid	Valid
CLK	CLKB	Valid	0
Write	DQS	Valid	Valid
DQS	DQSB	Valid	0
Read	DQS	Valid	Valid
DQS	DQSB	Valid	Hi-Z

 $MR52:63_{(RFU)} (MA<7:0> = 34_{H} - 3F_{H}) :$ 



# **6.0 TRUTH TABLES**

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

CKE signal has to be held High when the commands listed in the command truth table input.

# [Table 11] Command truth table

	SDR Com- mand Pins			SE	OR CA pins	(6)			
SDRAM Command	cs	CA0	CA1	CA2	CA3	CA4	CA5	CK_t edge	Notes
Deselect (DES)	L			Х				R1	1,2
Multi-Purpose Command	Н	L	L	L	L	L	OP6	R1	4.0
(MPC)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,9
Precharge (PRE)	Н	L	L	L	L	Н	AB	R1	4004
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Refresh (REF)	Н	L	L	L	Н	L	AB	R1	1001
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Calf Dafasah Futus (CDF)	Н	L	L	L	Н	Н	V	R1	4.0
Self Refresh Entry (SRE)	L			V				R2	1,2
\\\-it- 4 (\\D 4)	Н	L	L	Н	L	L	BL	R1	40007
Write-1 (WR-1)	L	BA0	BA1	BA2	V	C9	AP	R2	1,2,3,6,7,9
Calf Defeath Fuit (CDV)	Н	L	L	Н	L	Н	V	R1	4.0
Self Refresh Exit (SRX)	L			V				R2	1,2
AAI-NA/	Н	L	L	Н	Н	L	L	R1	40050
Mask Write-1 (MWR-1)	L	BA0	BA1	BA2	V	C9	AP	R2	1,2,3,5,6,
DELL	Н	L	L	H	Н	Н	V	R1	4.0
RFU	L			V				R2	1,2
	Н	L	H		L		BL	R1	1,2,3,6,7,9
Read-1 (RD-1)	L	BA0	BA1	BA2	ne Vin	C9	AP	R2	
CAS-2	Н	L	H		DEP.	O HIII	C8	R1	
(Write-2, Mask Write-2, Read-2, MRR-2, MPC)	L	C2	C3	C4	C5	C6	C7	R2	1,8,9
	Н	L	Н	L	Н	L	V	R1	
RFU	L			V			<u> </u>	R2	1,2
	Н	L	Н	L	Н	Н	V	R1	
RFU	L			V				R2	1,2
Mode Register Write-1	Н	L	Н	Н	L	L	OP7	R1	
(MRW-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,11
Mode Register Write-2	Н	L	Н	Н	L	Н	OP6	R1	4.44
(MRW-2)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,11
Mode Register Read-1	Н	L	Н	Н	Н	L	V	R1	
(MRR-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,12
DELL	Н	L	Н	Н	Н	Н	V	R1	4.0
RFU	L			V				R2	1,2
Authority 4 (ACT 4)	Н	Н	L	R12	R13	R14	R15	R1	4.0.0.40
Activate-1 (ACT-1)	L	BA0	BA1	BA2	V	R10	R11	R2	1,2,3,10
Authority O (ACT C)	Н	Н	Н	R6	R7	R8	R9	R1	4.46
Activate-2 (ACT-2)	L	R0	R1	R2	R3	R4	R5	R2	1,10

# LPDDR4 SDRAM

#### NOTE:

- 1) All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
- 2) "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- 3) Bank addresses BA[2:0] determine which bank is to be operated upon.
  4) AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- 5) Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- 6) AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read com-
- 7) If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or
- 8) For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- 9) Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or mode register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- 10) Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- 11) MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
- 12) MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.



# 6.1 CKE Truth Tables

[Table 12] LPDDR4 : CKE Table 1), 2), 3), 4), 8)

Device Current State	CKE <sub>n-1</sub>	CKE <sub>n</sub>	Command n	Operation	Device Next State	Notes
Active	L	L	Х	Maintain Active Power Down	Active Power Down	
Power Down	Power Down L H Deselect Exit Activ		Exit Active Power Down	Active	5,6	
Idle Power Down	L	L	Х	Maintain Idle Power Down	Idle Power Down	
idle i owei bowii	L	Н	Deselect	Exit Idle Power Down	Idle	5,6
1		Maintain power-down state within Self Refresh	Self Refresh			
Self Refresh	L	Н	Deselect	Exit SREF power-down, enable command decode	Self Refresh	5,6,7
	Н	L	Deselect	Enter SREF Power-Down, disable command decode	Self Refresh	5,7
	Н	Н	See Note 7	See Note 7	Self Refresh	7
Bank(s) Active	Н	L	Deselect	Enter Active Power Down	Active Power Down	5
All Banks Idle	Н	L	Deselect	Enter Idle Power Down Idle Power Dow		5, 8
Command Entry	Н	Н		Refer to the Command Truth Table		

## NOTE:

- 1) CKE is a strictly asynchronous input, and as such, has no relationship to CK.
- 2) "X" means "don't care."

- 2) A means contraire.
  3) "Current State" is the state of the LPDDR4-SDRAM prior to a toggle of CKE.
  4) "CKEn-1" is the logic state of CKE prior to a CKE toggle event, and "CKEn" is the state of CKE after the toggle event.
  5) "Deselect" is the only valid command that can be present on the bus when CKE is toggled.
  6) Power-Down exit time (tXP) should elapse before a command other than Deselect is issued. The clock must toggle at least twice during the tXP period, and must be stable before issuing a command.
- 7) When the device is in Self.Refresh, only MRR, MRW, or MPC commands are allowed. Certain restrictions apply to changing register contents via a MRW command during SREF. See MRW section for more information
- 8) In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VSSQ.

# 6.2 State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

[Table 13] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
ldle	Refresh (All Bank)	Begin to refresh	Refreshing (All Bank)	7
idle	MRW	Write value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8, 13
	Read	Select column, and start read burst	Reading	10
Row	Write	Select column, and start write burst	Writing	10
Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8
Reading	Read	Select column, and start new read burst	Reading	9, 10
Reading	Write	Select column, and start write burst	Writing	9, 10, 11
Writing	Write	Select column, and start new write burst	Writing	9, 10
vviidilg	Read	Select column, and start read burst	Reading	9, 10, 12

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t<sub>XSR</sub> or t<sub>XP</sub> has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
  - Idle: The bank or banks have been precharged, and tRP has been met.
  - Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress
  - Reading: A Read burst has been initiated, with Auto Precharge disabled.
  - Writing: A Write burst has been initiated, with Auto Precharge disabled.
- 4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and 4.3 Pad Definition And Description and according to 5.1 LPDDR4 SDRAM Addressing.
  - Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
  - Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
  - Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state
  - Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
  - Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
  - Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle'
  - Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
  - Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
  - Idle MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state - Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state. 6) Bank-specific; requires that the bank is idle and no bursts are in progress.

- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
   8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled
- 10) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 11) A Write command may be applied after the completion of the Read burst; burst terminates are not permitted
- 12) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.
- 13) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



[Table 14] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
ldle	Any	Any command allowed to Bank m	-	
	Activate	Select and activate row in Bank m	Active	6
	Read	Select column, and start read burst from Bank m	Reading	7
Row Activating, Active,	Write	Select column, and start write burst to Bank m	Writing	7
or Precharging	Precharge	Deactivate row in bank or banks	Precharging	8
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	9,10,
	Read	Select column, and start read burst from Bank m	Reading	7
Reading	Write	Select column, and start write burst to Bank m	Writing	7,12
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,14
Writing/Masked Writing	Write	Select column, and start write burst to Bank m	Writing	7
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13
Reading with	Write	Select column, and start write burst to Bank m	Writing	7,12,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13,14
Writing/Masked Writ- ing with	Write	Select column, and start write burst to Bank m	Writing	7,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
, ,	Precharge	Deactivate row in bank or banks	Precharging	8

## NOTE

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
  - Idle: The bank has been precharged, and tRP has been met.
  - Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
  - Reading: A Read burst has been initiated, with Auto Precharge disabled.
- Writing: A Write burst has been initiated, with Auto Precharge disabled
- 4) Refresh, Self-Refresh, and Mode register Write commands may only be issued when all bank are idle.
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
  - Idle MR Reading: starts with the registration of a MRR command and ends when t<sub>MRR</sub> has been met. Once t<sub>MRR</sub> has been met, the bank will be in the Idle state.
  - Active MR Reading: starts with the registration of a MRR command and ends when t<sub>MRR</sub> has been met. Once t<sub>MRR</sub> has been met, the bank will be in the Active state.
  - Idle MR Writing: starts with the registration of a MRW command and ends when t<sub>MRW</sub> has been met. Once t<sub>MRW</sub> has been met, the bank will be in the Idle state.
- Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.

  6) t<sub>RRD</sub> must be met between Activate command to Bank n and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated, t<sub>FAW</sub> must be satisfied.
- 7) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when t<sub>RCD</sub> is met.)
- 10) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when t<sub>RP</sub> is met.)
- 11) The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon t<sub>RCD</sub> and t<sub>RP</sub> respectively.
- 12) A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.
- 13) Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge & Auto Precharge clarification table are followed.
- 14) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.



# 7.0 ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# [Table 15] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V <sub>DD1</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD1</sub>	-0.4	2.1	V	1
V <sub>DD2</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD2</sub>	-0.4	1.5	V	1
V <sub>DDQ</sub> supply voltage relative to V <sub>SSQ</sub>	$V_{DDQ}$	-0.4	1.5	V	1
Voltage on any ball except $V_{DD1}$ relative to $V_{SS}$	V <sub>IN</sub> , V <sub>OUT</sub>	-0.4	1.5	V	
Storage Temperature	T <sub>STG</sub>	-55	125	°C	2

#### NOTE:

- 1) See Power Ramp for relationships between power supplies.
  2) Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2 standard.



# 8.0 AC & DC OPERATING CONDITIONS

# 8.1 Recommended DC Operating Conditions

[Table 16] Recommended DC Operating Conditions

Symbol	DRAM	LPDDR4				Notes
	DIVAIN	Min	Тур	Max	Unit	140165
VDD1	Core 1 Power	1.70	1.80	1.95	V	1,2
VDD2	Core 2 Power / Input Buffer Power	1.06	1.10	1.17	V	1,2,3
VDDQ	I/O Buffer Power	1.06	1.10	1.17	V	2,3

#### NOTE:

- 1) VDD1 uses significantly less current than VDD2.
- 2) The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- 3) VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45mV (peak-to-peak) from DC to 20MHz.

# 8.2 Input Leakage Current

[Table 17] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	Ι <sub>L</sub>	-4	4	uA	1,2,3

#### NOTE

- 1) For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA and RESET\_n. Any input 0V ≤ VIN ≤ VDD2 (All other pins not under test = 0V).
- 2) CA ODT is disabled for CK\_t, CK\_c, CS, and CA.
- 3) Published Leakage Current values are the maximum of the arithmetic mean at lower than Tcase 85°C.

# 8.3 Input/Output Leakage Current

[Table 18] Input/Output Leakage Current

Parameter/Condition	Symbol	Min.	Max.	Unit	Notes
Input/Output Leakage current	l <sub>oz</sub>	-5	5	uA	1,2,3
NOTE :	davidi @hsrb	.com.c	n		<u>.</u>

- 1) For DQ, DQS\_t, DQS\_c and DMI. Any I/O 0V ≤ V<sub>OUT</sub> ≤ V<sub>DDQ</sub>.
- 2) I/Os status are disabled: High Impedance and ODT Off.
- 3) Published Leakage Current values are the maximum of the arithmetic mean at lower than Tcase 85°C.

# 8.4 Operating Temperature Range

[Table 19] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	Topen	-40	85	°C
Elevated	OPER	85	105	C

- 1) Operating Temperature is the case surface temperature on the center top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
- 2) Some applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature.
- For LPDDR4 devices, derating may be necessary to operate in this range. See MR4.

  3) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.
- 4) Based on Samsung Automotive Mission Profile, refer to Qual Report for more detail information.



# 9.0 AC AND DC INPUT/OUTPUT MEASUREMENT LEVELS

# 9.1 1.1V High speed LVCMOS (HS\_LLVCMOS)

# 9.1.1 Standard specifications

All voltages are referenced to ground except where noted.

# 9.1.2 DC electrical characteristics

# 9.1.2.1 LPDDR4 Input Level for CKE


This definition applies to CKE A/B.

[Table 20] LPDDR4 Input Level for CKE

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level (AC)	V <sub>IH(AC)</sub>	0.75 × V <sub>DD2</sub>	V <sub>DD2</sub> + 0.2	V	1
Input low level (AC)	V <sub>IL(AC)</sub>	-0.2	0.25 × V <sub>DD2</sub>	V	1
Input high level (DC)	V <sub>IH(DC)</sub>	0.65 × V <sub>DD2</sub>	V <sub>DD2</sub> + 0.2	V	
Input low level (DC)	V <sub>IL(DC)</sub>	-0.2	0.35 × V <sub>DD2</sub>	V	

NOTE :

1) Refer LPDDR4 AC Over/Undershoot section.



= Don't Care

Figure 3. LPDDR4 Input AC timing definition for CKE

# 9.1.2.2 LPDDR4 Input Level for Reset\_n and ODT\_CA

This definition applies to Reset\_n and ODT\_CA.

[Table 21] LPDDR4 Input Level for Reset\_n and ODT\_CA

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level	VIH	0.80 × V <sub>DD2</sub>	V <sub>DD2</sub> + 0.2	V	1
Input low level	VIL	-0.2	0.20× V <sub>DD2</sub>	V	1

# NOTE:

Refer LPDDR4 AC Over/Undershoot section.




Figure 4. LPDDR4 Input AC timing definition for Reset\_n and ODT\_CA

<sup>1-1).</sup> AC level is guaranteed transition point.

<sup>1-2).</sup> DC level is hysteresis.

# 9.1.3 AC Over/Undershoot

# 9.1.3.1 LPDDR4 AC Over/Undershoot

[Table 22] LPDDR4 AC Over/Undershoot

Parameter	Specification
Maximum peak amplitude allowed for overshoot area.	0.35V
Maximum peak amplitude allowed for undershoot area.	0.35V
Maximum overshoot area above V <sub>DD</sub> /V <sub>DDQ</sub> .	0.8V-ns
Maximum undershoot area below V <sub>SS</sub> /V <sub>SSQ</sub> .	0.8V-ns




Figure 5. AC Overshoot and Undershoot Definition for Address and Control Pins



# 9.2 Differential Input Voltage

# 9.2.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff\_CK and Vindiff\_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff CK is the peak to peak voltage centered on 0 volts differential and Vindiff CK /2 is max and min peak voltage from 0V.




Figure 6. CK Differential Input Voltage

# [Table 23] CK differential input voltage

		Data Rate							
Parameter	Symbol	1600/1866 a)		2133/24	100/3200	3733	8733/4266 Unit		Note
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	y ns	380	om.	360	-	mV	1

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

1) The peak voltage of Differential CK signals is calculated in a following equation. Vindiff\_CK = (Max Peak Voltage) - (Min Peak Voltage) Max Peak Voltage = Max(f(t)) Min Peak Voltage = Min(f(t)) $f(t) = VCK_t - VCK_c$ 

# 9.2.2 Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation.

VIH.DIFF.Peak Voltage = Max(f(t)) VIL.DIFF.Peak Voltage = Min(f(t))  $f(t) = VCK_t - VCK_c$ 




Figure 7. Definition of differential Clock Peak Voltage

NOTE:

1) VREFCA is LPDDR4 SDRAM internal setting value by VREF Training.

# 9.2.3 Single-Ended Input Voltage for Clock

The minimum input voltage need to satisfy both Vinse\_CK, Vinse\_CK\_High/Low specification at input receiver.




Figure 8. Clock Single-Ended Input Voltage

#### NOTE:

1) VREFCA is LPDDR4 SDRAM internal setting value by VREF Training.

[Table 24] Clock Single-Ended input voltage

G C	viditet	Data Rate							
Parameter	Symbol	1600/1866 <sup>a)</sup>		2133/2400/3200		3733/4266		Unit	
		Min	Max	Min	Max	Min	Max		
Clock Single-Ended input voltage	Vinse_CK	210	-	190	-	180	-	mV	
Clock Single-Ended input voltage High from VREFDQ	Vinse_CK_High	105	-	95	-	90	-	mV	
Clock Single-Ended input voltage Low from VREFDQ	Vinse_CK_Low	105	-	95	-	90	-	mV	

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

# 9.2.4 Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK\_t, CK\_c) are defined and measured as shown in Figure 9. and the following Tables.




Figure 9. Differential Input Slew Rate Definition for CK\_t, CK\_c

- NOTE:

  1) Differential signal rising edge from VILdiff\_CK to VIHdiff\_CK must be monotonic slope.

  2) Differential signal falling edge from VIHdiff\_CK to VILdiff\_CK must be monotonic slope.

# [Table 25] Differential Input Slew Rate Definition for CK\_t, CK\_c

Description	From	@ Ker	Defined by
Differential input slew rate for rising edge (CK_t - CK_c)	VILdiff_CK	VIHdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTRdiff
Differential input slew rate for falling edge (CK_t - CK_c)	VIHdiff_CK	VILdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTFdiff

# [Table 26] Differential Input Level for CK\_t, CK\_c

Parameter									
	Symbol	1600/1866 <sup>a)</sup>		2133/24	00/3200	3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	175	-	155	-	145	-	mV	
Differential Input Low	VILdiff_CK	-	-175	-	-155	-	-145	mV	

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.


# [Table 27] Differential Input Slew Rate for CK\_t, CK\_c

Parameter Sy		Data Rate							
	Symbol	1600/1866		2133/24	100/3200	3733	/4266	Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	V/ns	



# 9.2.5 Differential Input Cross Point Voltage for Clock

The cross point voltage of differential input signals (CK\_t, CK\_c) must meet the requirements in Table 28. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level.



## Time

Figure 10. Vix Definition (Clock)

# NOTE:

1) The base level of Vix\_CK\_FR/RF is VREFCA that is LPDDR4 SDRAM internal setting value by VREF Training

# [Table 28] Cross point voltage for differential input signals (Clock)

Parameter				Data	Rate				
	Symbol	bol 1600/1866 <sup>a)</sup>		1600/1866 <sup>a)</sup> 2133/2400/320			/4266	Unit	Note
		Min	Max	Min	Max	Min	Max		
Clock Differential input cross point voltage ratio	Vix_CK_ratio	-	25	-	25	-	25	%	1,2

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

# NOTE:

- Vix\_CK\_Ratio is defined by this equation: Vix\_CK\_Ratio = Vix\_CK\_FR/|Min(f(t))|
   Vix\_CK\_Ratio is defined by this equation: Vix\_CK\_Ratio = Vix\_CK\_RF/Max(f(t))
   Vix\_CK\_FR is defined as delta between cross point (CK\_t fall, CK\_c rise) to Min(f(t))/2.
- Vix\_CK\_RF is defined as delta between cross point (CK\_t rise, CK\_c fall) to Max(f(t))/2.
- 4) In LPDDR4X un-terminated case, CK mid-level is calculated as :
  - High level=VDDQ, Low level=VSS, Mid-level = VDDQ/2

In LPDDR4 un-terminated case, Mid-level must be equal or lower than 369mV (33.6% of VDD2).



# 9.2.6 Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff\_DQS and Vindiff\_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/2). Vindiff\_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff\_DQS /2 is max and min peak voltage from 0V.




Figure 11. DQS Differential Input Voltage

# [Table 29] DQS differential input voltage

				Data	Rate				
Parameter	Symbol	1600/1	1866 <sup>a)</sup>	2133/24	00/3200	3733	/4266	Unit	Note
	davi	Min	Max	Min	Max	Min	Max		
DQS differential input	Vindiff_DQS	360		360	-	340	-	mV	1

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

## NOTE:

The peak voltage of Differential DQS signals is calculated in a following equation.
 Vindiff\_DQS = (Max Peak Voltage) - (Min Peak Voltage)
 Max Peak Voltage = Max(f(t))
 Min Peak Voltage = Min(f(t))
 f(t) = VDQS\_t - VDQS\_c

# 9.2.7 Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation.

VIH.DIFF.Peak Voltage = Max(f(t))
VIL.DIFF.Peak Voltage = Min(f(t))
f(t) = VDQS\_t - VDQS\_c




Figure 12. Definition of differential DQS Peak Voltage

## NOTE:

1) VrefDQ is LPDDR4 SDRAM internal setting value by Vref Training.

# 9.2.8 Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both Vinse\_DQS, Vinse\_DQS\_High/Low specification at input receiver.




Figure 13. DQS Single-Ended Input Voltage

NOTE:

1) VrefDQ is LPDDR4 SDRAM internal setting value by Vref Training.

# [Table 30] DQS Single-Ended input voltage

	davidli	Data Rate							
Parameter	Symbol 1600/1		1600/1866 <sup>a)</sup>		2133/2400/3200		3733/4266		Note
		Min	Max	Min	Max	Min	Max		
DQS Single-Ended input voltage	Vinse_DQS	180	-	180	-	170	-	mV	
DQS Single-Ended input voltage High from VrefDQ	Vinse_DQS_High	90	-	90	-	85	-	mV	
DQS Single-Ended input voltage Low from VrefDQ	Vinse_DQS_Low	90	-	90	-	85	-	mV	

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

# 9.2.9 Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS\_t, DQS\_c) are defined and measured as shown in Figure 14. and Table 31.




Figure 14. Differential Input Slew Rate Definition for DQS\_t, DQS\_c

- 1) Differential signal rising edge from VILdiff\_DQS to VIHdiff\_DQS must be monotonic slope.
  2) Differential signal falling edge from VIHdiff\_DQS to VILdiff\_DQS must be monotonic slope.

# [Table 31] Differential Input Slew Rate Definition for DQS\_t, DQS\_c

Description	WFrom   Q	NSTO O.C	Defined by
Differential input slew rate for rising edge (DQS_t - DQS_c)	VILdiff_DQS	VIHdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTRdiff
Differential input slew rate for falling edge (DQS_t - DQS_c)	VIHdiff_DQS	VILdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTFdiff

# [Table 32] Differential Input Level for DQS\_t, DQS\_c

Parameter									
	Symbol	1600/1866 <sup>a)</sup>		2133/24	00/3200	3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_DQS	140	-	140	-	120	-	mV	
Differential Input Low	VILdiff_DQS	-	-140	-	-140	-	-120	mV	

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

# [Table 33] Differential Input Slew Rate for DQS\_t, DQS\_c

Parameter									
	Symbol	1600	/1866	2133/24	00/3200	3733	/4266	Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate	SRIdiff	2	14	2	14	2	14	V/ns	



# 9.3 Differential Input Cross Point Voltage for DQS

The cross point voltage of differential input signals (DQS\_t, DQS\_c) must meet the requirements in Table 35. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is V<sub>REF</sub>DQ.




Figure 15. Vix Definition (DQS)

# NOTE:

1) The base level of Vix DQS FR/RF is VrefDQ that is LPDDR4 SDRAM internal setting value by Vref Training.

# [Table 34] Cross point voltage for differential input signals (DQS)

				Data	Rate				
Parameter	Symbol	1600/1	1866 <sup>a)</sup>	2133/24	00/3200	3733	3733/4266 Units		Notes
		Min	Max	Min	Max	Min	Max		
DQS Differential input crosspoint voltage ratio	Vix_DQS_ratio	-	20	-	20	-	20	%	1,2

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

- 1) Vix\_DQS\_Ratio is defined by this equation: Vix\_DQS\_Ratio = Vix\_DQS\_FR/|Min(f(t))|
  2) Vix\_DQS\_Ratio is defined by this equation: Vix\_DQS\_Ratio = Vix\_DQS\_RF/Max(f(t))

# 9.4 Single Ended Output Slew Rate




Figure 16. Single Ended Output Slew Rate Definition

## [Table 35] Output Slew Rate (single-ended)

Danamatan	Council of	Symbol				
Parameter	Symbol	Min <sup>1)</sup>	Max <sup>2)</sup>	Units		
Single-ended Output Slew Rate (V <sub>OH</sub> = V <sub>DDQ</sub> /3)	S <sub>RQse</sub>	3.5	9.0	V/ns		
Output slew-rate matching Ratio (Rise to Fall)		0.8	1.2	-		

# Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

## NOTE:

- Measured with output reference load.
- 2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3) The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = 0.2 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
- 4) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

# 9.5 Differential Output Slew Rate




Figure 17. Differential Output Slew Rate Definition

# [Table 36] Differential Output Slew Rate

Parameter	Symbol	V	Units	
, aramoto	oyzor	Min	Max	S.I.I.S
Differential Output Slew Rate (V <sub>OH</sub> = V <sub>DDQ</sub> /3)	SRQdiff	7.0	18.0	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

1) Measured with output reference load.
2) The output slew rate for falling and rising edges is defined and measured between V<sub>OL(AC)</sub>=-0.8×V<sub>OH(DC)</sub> and V<sub>OH(AC)</sub>=0.8×V<sub>OH(DC)</sub>

3) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

# 9.6 Overshoot and Undershoot for LVSTL

[Table 37] AC Overshoot/Undershoot Specification

Parameter				Units			
raidilletei		1600	1866	3200	3733	4266	Office
Maximum peak amplitude allowed for overshoot area. (See Figure 18.)	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum peak amplitude allowed for undershoot area. (See Figure 18.)	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum overshoot area above V <sub>DD</sub> . (See Figure 18.)	Max	0.1	0.1	0.1	0.1	0.1	V-ns
Maximum undershoot area below V <sub>SS</sub> . (See Figure 18.)	Max	0.1	0.1	0.1	0.1	0.1	V-ns

- 1)  $V_{DD2}$  stands for  $V_{DD}$  for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT.  $V_{DD}$  stands for  $V_{DDQ}$  for DQ, DMI, DQS\_t and DQS\_c. 2)  $V_{SS}$  stands for  $V_{SS}$  for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT.  $V_{SS}$  stands for  $V_{SQ}$  for DQ, DMI, DQS\_t and DQS\_c.
- 3) Maximum peak amplitude values are referenced from actual  $\rm V_{DD}$  and  $\rm V_{SS}$  values.
- 4) Maximum area values are referenced from maximum operating  $V_{\text{DD}}$  and  $V_{\text{SS}}$  values.




Figure 18. Overshoot and Undershoot Definition

# 9.7 LPDDR4 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 19. Driver Output Reference Load for Timing and Slew Rate

1) All output timing parameter values are reported with respect to this reference load. This reference load is also used to report slew rate.



# 9.8 LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in Figure 20 .




Figure 20. LVSTL I/O Cell

To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

- 1) First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin
  - · Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is less than VDDQ/2.
- NMOS pull-down device is calibrated to 240 Ohms




Figure 21. pull-down calibration

- 2) Then calibrate the pull-up device against the calibrated pull-down device.
  - Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS)
  - Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is greater than VOH target
- NMOS pull-up device is now calibrated to VOH target






Figure 22. pull-up calibration

# SAMSUNG

davidli@hsrp.com.cn

# 10.0 INPUT/OUTPUT CAPACITANCE

# [Table 38] Input/Output Capacitance

Parameter	Symbol	Min/Max	Value	Unit	Notes
Input conscitones CV t and CV c	CCK	Min	1.6	5.5	1.0
Input capacitance, CK_t and CK_c	CCK	Max	2.7	рг	1,2
land according a delta CIV trand CIV a	CDCK	Min	2.7 pF  0.0 pF  1.6 pF  2.7 -0.3 pF  0.3 pF  1.8 pF  0.0 pF	400	
Input capacitance delta, CK_t and CK_c	CDCK	Max	0.2	рг	1,2,3
lancet annual tanan all attana inner tanan anterior	CI.	Min	1.6		404
Input capacitance, all other input-only pins	CI	Max	2.7	рг	1,2,4
In a state of the	ODI	Min	-0.3	pF	405
Input capacitance delta, all other input-only pins	CDI	Max	0.3		1,2,5
James Alexander of the control of th	010	Min	1.8		400
Input/output capacitance, DQ, DMI, DQS_t and DQS_c	CIO	Max	2.6	pF pF pF	1,2,6
Innut to the standard and the DOC to and DOC a	CDDOC	Min	0.0		407
Input/output capacitance delta, DQS_t and DQS_c	CDDQS	Max	0.2	рг	1,2,7
In model and a second control of the DO and DMI	CDIO	Min	-0.5		400
Input/output capacitance delta, DQ and DMI	CDIO	Max	0.5	_ p⊢	1,2,8
Installation of the second state of the second	070	Min	6.2		4.0
Input/output capacitance ZQ pin	CZQ	Max	9.2	] p⊦	1,2

1) This parameter applies to both die and package.

- 7) Absolute value of CDQS\_t and CDQS\_c.
  8) CDIO = CIO 0.5 × (CDQS\_t + CDQS\_c) in byte-lane.



<sup>2)</sup> This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measur-2) This parameter is not subject to production test, it is verified by design and characterization. The capacitance is measured according to Ji ing input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.

3) Absolute value of CCK\_t - CCK\_c.

4) CI applies to CS\_n, CKE, CA0-CA5.

5) CDI = CI - 0.5 × (CCK\_t + CCK\_c)

6) DMI loading matches DQ and DQS.

# 11.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS 11.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

LOW:  $V_{IN} \le V_{IL}(DC)$  MAX HIGH:  $V_{IN} \ge V_{IH}(DC)$  MIN

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 39 and Table 40.

# [Table 39] Definition of Switching for CA Input Signals

			;	Switching for CA	1			
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

#### NOTE:

- 1) CS must always be driven LOW.
- 2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3) The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

# [Table 40] CA pattern for IDD4R for BL=16

Clock Cycle Number	CKE	_ cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW	vidli@hsr	0.50	nH_0	:n-	L	L	L
N+2	HIGH	HIGH	646.2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Danid 4	L	Н	L	L	L	L
N+9	HIGH	LOW	Read-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	040.0	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CAS-2	Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

- 1)  $BA[2:0] = 010_B$ ,  $CA[9:4] = 000000_B$  or  $111111_B$ ,  $Burst Order CA[3:2] = 00_B$  or  $11_B$  (Same as LPDDR3 IDD4R Spec)
- 2) Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



[Table 41] CA pattern for IDD4W for BL=16

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+1	HIGH	LOW	vviite- i	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+9	HIGH	LOW	vviite- i	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS 2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CAS-2	L	L	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L



NOTE:

1) BA[2:0] = 010<sub>B</sub>, CA[9:4] = 000000<sub>B</sub> or 111111<sub>B</sub> (Same as LPDDR3 IDD4W Spec.)

2) Difference from LPDDR3 Spec:

1-No burst ordering

2-CA pins are kept low with DES CMD to reduce ODT current.

[Table 42] Data Pattern for IDD4W (DBI off) for BL=16

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
				M						
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	dav		hsrp	com.	cn <sup>o</sup>	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

1) Simplified pattern compared with last showing.

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 43] Data Pattern for IDD4R (DBI off) for BL=16

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	_1	0	0	0	6
BL15	1	1	1 /	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	dav	000	horp.	com.	Cno	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

## NOTE

1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 44] Data Pattern for IDD4W (DBI on) for BL=16

-		·	on) for BL=16	DBI ON	Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	davi	d1:0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

DBI enabled burst



[Table 45] Data Pattern for IDD4R (DBI on) for BL=16

				DBI O	N Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	dav	idbi@	hern	com	cn¹	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

[Table 46] CA pattern for IDD4R for BL=32

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Pood 1	L	Н	L	L	L	L
N+17	HIGH	LOW	Read-1	L	Н	L	L	Н	L
N+18	HIGH	HIGH	vid CAS-2 hsr	L	Н	L	L	Н	Н
N+19	HIGH	LOW		H	Н	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	Ш	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	Ш	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

## NOTE

1) BA[2:0] = 010B, CA[9:5] = 00000B or 11111B, Burst Order CA[4:2] = 000B or 111B.



[Table 47] CA pattern for IDD4W for BL=32

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	- Write-1	L	L	Н	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+17	HIGH	LOW		L	Н	L	L	Н	L
N+18	HIGH	HIGH	viol cas-2 hsr	L	Н	L	L	Н	Н
N+19	HIGH	LOW		Picc	אונו.כ	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

## NOTE:

1) BA[2:0] = 010B, CA[9:5] = 00000B or 11111B.

[Table 48] Data Pattern for IDD4W (DBI off) for BL=32

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	dav		horp.	.com.	Cn <sub>0</sub>	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	1	1	1	1	1	1	1	1	0	8
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4

[Table 48] Data Pattern for IDD4W (DBI off) for BL=32

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4
BL48	1	1	1	1	1	1	0	0	0	6
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1.0	1	1	1	0	4
BL54	1	1	1	qav	1011 @	nsrp	.cqm.	Cn <sub>1</sub>	0	8
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	0	0	0	6
BL59	1	1	1	1	0	0	0	0	0	4
BL60	1	1	1	1	1	1	1	1	0	8
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	32	32	32	32	32	32	32	32		

1) Simplified pattern compared with last showing.

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

[Table 49] Data Pattern for IDD4R (DBI off) for BL=32

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1 (1)	1 horn	0	0	0	6
BL17	1	1	1	qav		0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	1	1	0	2
BL33	0	0	0	0	1	1	1	1	0	4
BL34	1	1	1	1	1	1	0	0	0	6

[Table 49] Data Pattern for IDD4R (DBI off) for BL=32

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL35	1	1	1	1	0	0	0	0	0	4
BL36	1	1	1	1	1	1	1	1	0	8
BL37	1	1	1	1	0	0	0	0	0	4
BL38	0	0	0	0	0	0	0	0	0	0
BL39	0	0	0	0	1	1	1	1	0	4
BL40	0	0	0	0	0	0	1	1	0	2
BL41	0	0	0	0	1	1	1	1	0	4
BL42	1	1	1	1	1	1	0	0	0	6
BL43	1	1	1	1	0	0	0	0	0	4
BL44	1	1	1	1	1	1	1	1	0	8
BL45	1	1	1	1	0	0	0	0	0	4
BL46	0	0	0	0	0	0	0	0	0	0
BL47	0	0	0	0	1	1	1	1	0	4
BL48	1	1	1	1	1	1	1	1	0	8
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	1	1	1	1	1.	1	0	0	0	6
BL53	1	1	1	qav	100	11500	CGIII.	Cn <sub>0</sub>	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	1	1	0	8
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	1	1	1	1	1	1	0	0	0	6
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	32	32	32	32	32	32	32	32		

#### NOTE

1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 50] Data Pattern for IDD4W (DBI on) for BL=32

· •	ata Pattern foi	•	•	DBI ON	Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
			A							
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	O <sub>0</sub> IV			:Om.c	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2

[Table 50] Data Pattern for IDD4W (DBI on) for BL=32

				DBI ON (	Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	1	1	1	3
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	0	0	0	0	0	0	0	0	1	1
BL55	1	1	1	davi	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	1	1	1	3
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	0	0	1	1
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

DBI enabled burst



[Table 51] Data Pattern for IDD4R (DBI on) for BL=32

				DBI OI	N Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1		1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	VSO	000		com.	Cho	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	1	1	0	2
BL33	0	0	0	0	1	1	1	1	0	4
BL34	0	0	0	0	0	0	1	1	1	3
BL35	1	1	1	1	0	0	0	0	0	4
BL36	0	0	0	0	0	0	0	0	1	1
BL37	1	1	1	1	0	0	0	0	0	4
BL38	0	0	0	0	0	0	0	0	0	0
BL39	0	0	0	0	1	1	1	1	0	4
BL40	0	0	0	0	0	0	1	1	0	2
BL41	0	0	0	0	1	1	1	1	0	4

[Table 51] Data Pattern for IDD4R (DBI on) for BL=32

				DBI O	N Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL42	0	0	0	0	0	0	1	1	1	3
BL43	1	1	1	1	0	0	0	0	0	4
BL44	0	0	0	0	0	0	0	0	1	1
BL45	1	1	1	1	0	0	0	0	0	4
BL46	0	0	0	0	0	0	0	0	0	0
BL47	0	0	0	0	1	1	1	1	0	4
BL48	0	0	0	0	0	0	0	0	1	1
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	1	1	1	3
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	0	0	1	1
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	0	0	0	0	0	0	1	1	1	3
BL63	1	1	1	gav	0 0		GGM-	Gn <sub>0</sub>	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

### 11.2 IDD Specifications

#### [Table 52] LPDDR4 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current:	IDD0 <sub>1</sub>	VDD1	1,11,12
$t_{CK} = t_{CKmin}; t_{RC} = t_{RCmin};$	IDD0 <sub>2</sub>	VDD2	1,11,12
CKE is HIGH;	10002	VDDZ	1,11,12
CS is LOW between valid commands;			
CA bus inputs are switching;	IDD0 <sub>O</sub>	VDDQ	1,3,11,12
Data bus inputs are stable			
ODT disabled			
Idle power-down standby current:	IDD2P <sub>1</sub>	VDD1	1,11,12
t <sub>CK</sub> = t <sub>CKmin</sub> ;	IDD2P <sub>2</sub>	VDD2	1,11,12
CKE is LOW; CS is LOW:			
All banks are idle;			
CA bus inputs are switching;	IDD2P <sub>Q</sub>	VDDQ	1,3,11,12
Data bus inputs are stable	Q	1224	1,0,11,12
ODT disabled			
Idle power-down standby current with clock stop:	IDD2PS <sub>1</sub>	VDD1	1,11,12
CK_t =LOW, CK_c =HIGH;	· ·		
CKE is LOW;	IDD2PS <sub>2</sub>	VDD2	1,11,12
CS is LOW;			
All banks are idle;	IDDODO	1/220	
CA bus inputs are stable; Data bus inputs are stable	IDD2PS <sub>Q</sub>	VDDQ	1,3,11,12
ODT disabled			
	IDD2N₁	\/DD4	4 44 40
ldle non power-down standby current: t <sub>CK</sub> = t <sub>CKmin</sub> ;	·	VDD1	1,11,12
CKE is HIGH;	IDD2N <sub>2</sub>	VDD2	1,11,12
CS is LOW;			
All banks are idle;			
CA bus inputs are switching;	IDD2N <sub>Q</sub>	VDDQ	1,3,11,12
Data bus inputs are stable			
ODT disabled	hsrn.com.	tn	
ldle non power-down standby current with clock stopped:	IDD2NS <sub>1</sub>	VDD1	1,11,12
CK_t = LOW; CK_c = HIGH;	IDD2NS <sub>2</sub>	VDD2	1,11,12
CKE is HIGH; CS is LOW;		1000	.,,
All banks are idle;			
CA bus inputs are stable;	IDD2NS <sub>O</sub>	VDDQ	1,3,11,12
Data bus inputs are stable	4	1	,,,,,,,
ODT disabled			
Active power-down standby current:	IDD3P <sub>1</sub>	VDD1	1,11,12
$t_{CK} = t_{CKmin};$	IDD3P <sub>2</sub>	VDD2	1,11,12
CKE is LOW;		.552	.,,.2
CS is LOW;			
One bank is active; CA bus inputs are switching;	IDD3P <sub>Q</sub>	VDDQ	1,3,11,12
Data bus inputs are stable	issoi q	VDDQ	1,0,11,12
ODT disabled			
Active power-down standby current with clock stop:	IDD3PS₁	VDD1	1,11,12
CK_t = LOW, CK_c = HIGH;			
CKE is LOW;	IDD3PS <sub>2</sub>	VDD2	1,11,12
CS is LOW;			
One bank is active;			
CA bus inputs are stable;	IDD3PS <sub>Q</sub>	VDDQ	1,4,11,12
Data bus inputs are stable			
ODT disabled			



[Table 52] LPDDR4 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Active non-power-down standby current:	IDD3N <sub>1</sub>	VDD1	1,11,12
t <sub>CK</sub> = t <sub>CKmin</sub> ; CKE is HIGH;	IDD3N <sub>2</sub>	VDD2	1,11,12
CCE is FIGH, CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD3N <sub>Q</sub>	VDDQ	1,4,11,12
Active non-power-down standby current with clock stopped:	IDD3NS₁	VDD1	1 11 12
CK_t=LOW, CK_c=HIGH;	IDD3NS <sub>2</sub>		1,11,12
CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable;		VDD2	1,11,12
Data bus inputs are stable  ODT disabled	IDD3NS <sub>Q</sub>	VDDQ	1,4,11,12
Operating burst READ current:	IDD4R <sub>1</sub>	VDD1	1,11,12
t <sub>CK</sub> = t <sub>CKmin</sub> ; CS is LOW between valid commands;	IDD4R <sub>2</sub>	VDD2	1,11,12
One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4R <sub>Q</sub>	VDDQ	1,5,11,12
Operating burst WRITE current:	IDD4W₁	VDD1	1,11,12
$t_{CK} = t_{CKmin};$	IDD4W <sub>2</sub>	VDD2	1,11,12
CS is LOW between valid commands; One bank is active; BL = 16 or 32; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4W <sub>Q</sub>	VDDQ	1,4,11,12
All-bank REFRESH Burst current:	IDD5 <sub>1</sub>	VDD1	1,11,12
<sup>I</sup> CK <sup>– I</sup> CK <sub>min</sub> , CKE is HIGH between valid commands;	IDD5 <sub>2</sub>	VDD2	1,11,12
t <sub>RC</sub> = t <sub>RFCabmin</sub> ; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5 <sub>Q</sub>	VDDQ	1,4,11,12
All-bank REFRESH Average current:	IDD5AB <sub>1</sub>	VDD1	1,11,12
t <sub>CK</sub> = t <sub>CKmin</sub> ; CKE is HIGH between valid commands;	IDD5AB <sub>2</sub>	VDD2	1,11,12
t <sub>RC</sub> = t <sub>REFI</sub> ; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5AB <sub>Q</sub>	VDDQ	1,4,11,12
All-bank REFRESH Average current: (Tcase 85°C ~ 105°C)	IDD5ABET <sub>1</sub>	VDD1	1,10,11,12
t <sub>REFI</sub> =0.25 x 3.9us	IDD5ABET <sub>2</sub>	VDD2	1,10,11,12
t <sub>CK</sub> = t <sub>CKmin</sub> ; CKE is HIGH between valid commands; t <sub>RC</sub> = t <sub>REFI</sub> ;			
CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5ABET <sub>Q</sub>	VDDQ	1,4,10,11,12
Per-bank REFRESH Average current:	IDD5PB <sub>1</sub>	VDD1	1,11,12
t <sub>CK</sub> = t <sub>CKmin</sub> ; CKE is HIGH between valid commands;	IDD5PB <sub>2</sub>	VDD2	1,11,12
CKE is Filed between valid commands;  t <sub>RC</sub> = t <sub>REFI</sub> /8;  CA bus inputs are switching;  Data bus inputs are stable;  ODT disabled	IDD5PB <sub>Q</sub>	VDDQ	1,4,11,12



#### [Table 52] LPDDR4 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Per-bank REFRESH Average current: (Tcase 85°C ~ 105°C)	IDD5PBET <sub>1</sub>	VDD1	1,10,11,12
t <sub>REFI</sub> =0.25 x 3.9us	IDD5PBET <sub>2</sub>	VDD2	1,10,11,12
t <sub>CK</sub> = t <sub>CKmin</sub> ;  CKE is HIGH between valid commands;  t <sub>RC</sub> = t <sub>REFI</sub> /8;  CA bus inputs are switching;  Data bus inputs are stable;  ODT disabled	IDD5PBET <sub>Q</sub>	VDDQ	1,4,10,11,12
Power Down Self refresh current:	IDD6 <sub>1</sub>	VDD1	6,7,9,11,12
CK_t=LOW, CK_c=HIGH; CKE is LOW:	IDD6 <sub>2</sub>	VDD2	6,7,9,11,12
CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 <sub>Q</sub>	VDDQ	4,6,7,9,11,12
Power Down Self refresh current : (Tcase 85°C ~ 105°C) CK t=LOW, CK c=HIGH;	IDD6ET <sub>1</sub>	VDD1	6,7,9,10,11,1 2
CKE is LOW; CA bus inputs are stable;	IDD6ET <sub>2</sub>	VDD2	6,7,9,10,11,1 2
Data bus inputs are stable; ODT disabled	IDD6ET <sub>Q</sub>	VDDQ	4,6,7,9,10,11, 12

#### NOTE:

- 1) Published IDD values are the maximum of the distribution of the arithmetic mean at lower than Tcase 85°C. 2) ODT disabled: MR11[2:0] = 000<sub>B</sub>.
- 3) IDD current specifications are tested after the device is properly initialized.
- 4) Measured currents are the summation of VDDQ and VDD2.
- 4) Measured extends a refreshination of VDBQ and VDB2.

  5) Guaranteed by design with output load = 5pF and RON = 40 ohm.

  6) The 1x Self-Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.

  7) This is the general definition that applies to full array Self Refresh.

  8) For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.

- 9) IDD6 25°C is guaranteed, IDD6 85°C is typical of the distribution of the arithmetic mean.
- 10) IDD5ABET, IDD5PBET and IDD6ET are typical values, and are not guaranteed.
- 11) These specification values are the summation of all the channel current and both channels are under the same condition at the same time.
- 12) Dual Channel devices are specified in dual channel operation (both channels operating together).



### 11.3 IDD Spec Table

[Table 53] IDD Specification for 16Gb LPDDR4

	Symbol	Power	16Gb (x16/Ch, 2-Chip)	Units
	Symbol	Supply	4266Mbps	Office
	IDD0 <sub>1</sub>	VDD1	10	mA
IDD0	IDD0 <sub>2</sub>	VDD2	68	mA
	$IDD0_Q$	VDDQ	0.5	mA
	IDD2P <sub>1</sub>	VDD1	2	mA
IDD2P	IDD2P <sub>2</sub>	VDD2	6.3	mA
	IDD2P <sub>Q</sub>	VDDQ	0.5	mA
	IDD2PS <sub>1</sub>	VDD1	2	mA
IDD2PS	IDD2PS <sub>2</sub>	VDD2	6.3	mA
	IDD2PS <sub>Q</sub>	VDDQ	0.5	mA
	IDD2N <sub>1</sub>	VDD1	3	mA
IDD2N	IDD2N <sub>2</sub>	VDD2	28.5	mA
	IDD2N <sub>Q</sub>	VDDQ	0.5	mA
	IDD2NS <sub>1</sub>	VDD1	3	mA
IDD2NS	IDD2NS <sub>2</sub>	VDD2	22	mA
	IDD2NS <sub>Q</sub>	VDDQ	0.5	mA
	IDD3P <sub>1</sub>	VDD1	2.8	mA
IDD3P	IDD3P <sub>2</sub>	VDD2	13.5	mA
	IDD3P <sub>Q</sub>	VDDQ	0.5	mA
	IDD3PS <sub>1</sub>	VDD1	2.8	mA
IDD3PS	IDD3PS <sub>2</sub>	VDD2	13.5	mA
	IDD3PS <sub>Q</sub> dV I	W NS VDDQ CON	-Cn 0.5	mA
	IDD3N <sub>1</sub>	VDD1	3	mA
IDD3N	IDD3N <sub>2</sub>	VDD2	34	mA
	IDD3N <sub>Q</sub>	VDDQ	0.5	mA
	IDD3NS <sub>1</sub>	VDD1	3	mA
IDD3NS	IDD3NS <sub>2</sub>	VDD2	30	mA
	IDD3NS <sub>Q</sub>	VDDQ	0.5	mA
	IDD4R <sub>1</sub>	VDD1	9.5	mA
IDD4R	IDD4R <sub>2</sub>	VDD2	490	mA
	IDD4R <sub>Q</sub>	VDDQ	285	mA
	IDD4W <sub>1</sub>	VDD1	3	mA
IDD4W	IDD4W <sub>2</sub>	VDD2	480	mA
	IDD4W <sub>Q</sub>	VDDQ	0.5	mA
	IDD5 <sub>1</sub>	VDD1	75	mA
IDD5	IDD5 <sub>2</sub>	VDD2	317	mA
	IDD5 <sub>Q</sub>	VDDQ	0.5	mA
	IDD5AB <sub>1</sub>	VDD1	7	mA
IDD5AB	IDD5AB <sub>2</sub>	VDD2	43	mA
	IDD5AB <sub>Q</sub>	VDDQ	0.5	mA



	Symbol		Power Supply	16Gb (x16/Ch, 2-Chip) 4266Mbps	Units
	IDD5AB	ET <sub>1</sub>	VDD1	18	mA
IDD5ABET	IDD5AB	IDD5ABET <sub>2</sub>		87	mA
	IDD5ABET <sub>Q</sub>		VDDQ	0.5	mA
	IDD5PB <sub>1</sub>		VDD1	7	mA
IDD5PB	IDD5P	IDD5PB <sub>Q</sub>		44	mA
	IDD5PI			0.5	mA
	IDD5PB	ET <sub>1</sub>	VDD1	18	mA
IDD5PBET	IDD5PB	ET <sub>2</sub>	VDD2	87	mA
	IDD5PB	ET <sub>Q</sub>	VDDQ	0.5	mA
	IDD6 <sub>1</sub>	25°C	VDD4	1	mA
	10001	85°C	VDD1	5	mA
IDD6	IDD6 <sub>2</sub>	25°C	VDD2	2.7	mA
סטטו	10002	85°C	- VDD2	22	mA
	IDD6 <sub>Q</sub>	25°C	VDDQ	0.4	mA
	IDDOQ	85°C	- VDDQ	0.5	mA
	IDD6ET <sub>1</sub>		VDD1	14	mA
IDD6ET	IDD6ET <sub>2</sub>	105°C	VDD2	57	mA
	IDD6ET <sub>Q</sub>		VDDQ	0.5	mA



davidli@hsrp.com.cn

### 12.0 AC AND DC OUTPUT MEASUREMENT LEVELS

### 12.1 Single Ended AC and DC Output Levels

Table 54 shows the output levels used for measurements of single ended signals.

#### [Table 54] Single-ended AC and DC Output Levels

			Value				
Symbol	Parameter	Under LPDDR4- TBD Un-term	TBD to 3200 VSSQ term	3200 to 4266 VSSQ term	Unit	Notes	
V <sub>OH</sub> (DC)	AC, DC output high measurement level	VDDQ-0.55	VDDQ/3	TBD	٧	1	
V <sub>OL</sub> (DC)	AC, DC output low measurement level	VSSQ	VSSQ	VSSQ	<b>&gt;</b>		

NOTE:

1) 60ohm ODT value is assumed.



### 12.2 Pull Up/Pull Down Driver Characteristics and Calibration

#### [Table 55] Pull-down Driver Characteristics, with ZQ Calibration

R <sub>ONPD,NOM</sub>	Resistor	Min	Nom	Max	Unit
40 Ohm	R <sub>ON40PD</sub>	0.9	1.0	1.1	R <sub>ZQ/6</sub>
48 Ohm	R <sub>ON48PD</sub>	0.9	1.0	1.1	R <sub>ZQ/5</sub>
60 Ohm	R <sub>ON60PD</sub>	0.9	1.0	1.1	R <sub>ZQ/4</sub>
80 Ohm	R <sub>ON80PD</sub>	0.9	1.0	1.1	R <sub>ZQ/3</sub>
120 Ohm	R <sub>ON120PD</sub>	0.9	1.0	1.1	R <sub>ZQ/2</sub>
240 Ohm	R <sub>ON240PD</sub>	0.9	1.0	1.1	R <sub>ZQ/1</sub>

#### NOTE

#### [Table 56] Pull-up Characteristics, with ZQ Calibration

VOH <sub>PU</sub> , nom	VOH,nom (mV)	Min	Nor	Max	Unit
VDDQ/2.5	440	0.90	1.0	1.10	VOH,nom
VDDQ/3	367	0.90	1.0	1.10	VOH,nom

#### NOTE:

- 1) All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are ± 30%
- 2) VOH,nom (mV) values are based on a nominal VDDQ = 1.1V.

#### [Table 57] Valid Calibration Points

VOH <sub>PU</sub> , nom	ODT Value							
1 0 1 p <sub>0</sub> , 110	240	120	80	60	48	40		
VDDQ/2.5	VALID	VALID	VALID	DNU	DNU	DNU		
VDDQ/3	VALID	VALID	VALID	VALID	VALID	VALID		

#### NOTE:

- 1) Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration. 2) If the VOH(nom) calibration point is changed, then re-calibration is required.
- 3) DNU = Do Not Úse.

#### [Table 58] Pull-down Characteristics without ZQ Calibration

R <sub>ONPD,NOM</sub>	Resistor	Vout	O Min/O	Nom	C Max C	Unit	Notes
40.0Ω	R <sub>ON40PD</sub>	0.5 × V <sub>OH</sub>	0.70	1.00	1.30	R <sub>ZQ/6</sub>	1
48.0Ω	R <sub>ON48PD</sub>	0.5 × V <sub>OH</sub>	0.70	1.00	1.30	R <sub>ZQ/5</sub>	1

#### NOTE:

#### [Table 59] Pull-up Characteristics without $V_{OH}$ Calibration (Die to Die variation)

VOH <sub>PU</sub> , (nom)	VOH(nom) (mV)		Variation	Unit	Notes	
vonp <sub>0</sub> , (nom)	vori(iioiii) (iiiv)	Min	Nor	Max	Oilit	Notes
VDDQ/2.5	440	0.70	1.0	1.30	VOH(nom)	1
VDDQ/3	367	0.70	1.0	1.30	VOH(nom)	1

#### NOTE :

#### [Table 60] $V_{OUT}$ level of un-terminated condition

Parameter	Symbol	Min	Max	Unit	Note
Output High voltage level when ODT of memory controller is turned off	V <sub>OH</sub> _un-term	VDDQ-0.55	VDDQ-0.15	V	



<sup>1)</sup> All value are after ZQ Calibration. Without ZQ Calibration RONPD values are ± 30%.

<sup>1)</sup> Across entire operating temperature range, without calibration.

<sup>1)</sup> ODT value of Memory controller should be informed with MRW before  $V_{\mbox{OH}}$  calibration.

### 13.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

### 13.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4 device.

#### 13.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$
where  $N = 200$ 

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### 13.1.2 Definition for tCK(abs)

 $\mathbf{t}_{\text{CK}}(\text{abs})$  is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.  $\mathbf{t}_{\text{CK}}(\text{abs})$  is not subject to production test.

#### 13.1.3 Definition for tCH(avg) and tCL(avg)

 $\mathbf{t}_{\text{CH}}(\text{avg})$  is defined as the average high pulse width, as calculated across any consecutive 200 high pulses

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

 $t_{Cl}$  (avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

#### 13.1.4 Definition for tCH(abs) and tCL(abs)

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge. Both tCH(abs) and tCL(abs) are not subject to production test.

#### 13.1.5 Definition for tJIT(per)

t<sub>JIT</sub>(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

 $\mathbf{t}_{\text{JIT}}(\text{per}) = \text{Min/max of } \{\text{tCK}_i - \text{tCK}(\text{avg}) \text{ where } i = 1 \text{ to } 200\}.$ 

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{per})_{\mathsf{,act}}$  is the actual clock jitter for a given system.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{per})_{\mathsf{,allowed}}$  is the specified allowed clock period jitter.

t<sub>IIT</sub>(per) is not subject to production test.



# datasheet

#### 13.1.6 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $\mathbf{t}_{\text{JIT}}(cc) = \text{Max of } |\{\text{tCK}(i + 1) - \text{tCK}(i)\}|.$ 

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$  defines the cycle to cycle jitter.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$  is not subject to production test.

#### 13.1.7 Definition for tERR(nper)

t<sub>FRR</sub>(nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})_{\mathsf{act}}$  is the actual clock jitter over n cycles for a given system.

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})_{\mathsf{,allowed}}$  is the specified allowed clock period jitter over n cycles.

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})$  is not subject to production test.

$$tERR(nper) = \left(\sum_{j=i}^{i+n-1} tCK_{j}\right) - n \times tCK(avg)$$

t<sub>ERR</sub>(nper),min can be calculated by the formula shown below:

$$tERR(nper)$$
,  $min = (1 + 0.68LN(n)) \times tJIT(per)$ ,  $min$ 

 $\mathbf{t}_{\mathsf{FRR}}$ (nper),max can be calculated by the formula shown below

$$tERR(nper)$$
,  $max = (1 + 0.68LN(n)) \times tJIT(per)$ ,  $max$ 

Using these equations,  $\mathbf{t}_{\text{ERR}}$ (nper) tables can be generated for each  $\mathbf{t}_{\text{JIT}}$ (per),act value.

#### 13.1.8 Definition for duty cycle jitter tJIT(duty)

t<sub>IIT</sub>(duty) is defined with absolute and average specification of tCH / tCL.

$$tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$$

tJIT(duty),  $max = MAX((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$ 

#### 13.1.9 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

#### [Table 61] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t <sub>CK</sub> (abs)	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	t <sub>CH</sub> (abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	t <sub>CL</sub> (abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

#### NOTE:

- 1) tCK(avg),min is expressed is ps for this table. 2) tJIT(duty),min is a negative value.



#### 13.2 Period Clock Jitter

LPDDR4 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 63, LPDDR4 AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

#### 13.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR4 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

#### 13.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$Cycle\ TimeDerating = MAX \Biggl\{ \Bigl( \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \Bigr), 0 \Biggr\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

#### 13.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

#### 13.2.2 Clock jitter effects on Command/Address timing parameters

Command/address timing parameters ( $t_{IS}$ ,  $t_{IH}$ ,  $t_{ISb}$ ,  $t_{IHb}$ ) are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK\_t/ CK\_c) crossing. The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.



#### 13.2.3 Clock jitter effects on Read timing parameters

#### 13.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR4 device has tCK(avg) = 625ps, tJIT(per),act,min = -xx, and tJIT(per),act,max = +xx ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (xx - xx)/xx = yy tCK(avg).

#### 13.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

#### 13.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

These parameters determine absolute Data-Valid window(DVW) at the LPDDR4 device pin.

Absolute min DVW @LPDDR4 device pin = min { ( tQSH(abs)min - tDQSQmax), (tQSL(abs)min - tDQSQmax) }

This minimum DVW shall be met at the target frequency regardless of clock jitter.

#### 13.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

### 13.2.4 Clock jitter effects on Write timing parameters

#### 13.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition edge to its respective data strobe signal (DQSn\_t, DQSn\_c: n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

#### 13.2.4.2 tDSS. tDSH

These parameters are measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to its respective clock signal (CK\_t/CK\_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.



#### 13.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to the subsequent clock signal (CK\_t/CK\_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

#### For example,

if the measured jitter into an LPDDR4 device has tCK(avg) = 1250ps, tJIT(per),act,min = -93ps, and tJIT(per),act,max = +134 ps, then: tDQSS,(min,derated) = 0.75 - (tJIT(per),act,min - tJIT(per),allowed,min)/tCK(avg) = 0.75 - (-93 + 100)/1250 = 0.7444 tCK(avg) and tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (134 - 100)/1250 = 1.2228 tCK(avg)

### 13.3 LPDDR4 Refresh Requirement

[Table 62] LPDDR4 Refresh Requirement Parameters per density for SDRAM devices

Parameter		Symbol	16Gb	Unit
Density per Channel	·		8Gb	
Number of Banks per Channel			8	
Refresh Window Tcase ≤ 85°C		t <sub>REFW</sub>	32	ms
Refresh Window 1/2-Rate Refresh	$\Lambda \Lambda I$	t <sub>REFW</sub>	16	ms
Refresh Window 1/4-Rate Refresh		t <sub>REFW</sub>	8	ms
Required number of REFRESH commands in a $t_{\text{R}}$	EFW window (min)	R	8,192	-
Average Refresh Internal	REFab	t <sub>REFI</sub> 3) D.CO	3.904	us
	REFpb	t <sub>REFIpb</sub>	488	ns
Refresh Cycle time (All Banks)		t <sub>RFCab</sub>	280	ns
Refresh Cycle time (Per Bank)		t <sub>RFCpb</sub>	140	ns
Per-bank Refresh to Per-bank Refresh different ba	nk Time	t <sub>pbR2pbR</sub>	90	ns

#### NOTE

<sup>1)</sup> Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.

<sup>2)</sup> Self refresh abort feature is available for higher density devices starting with 12Gb dual channel device and 6Gb single channel device and tXSR\_abort(min) is defined as tRFCpb + 17.5ns.

<sup>3)</sup>  $t_{REFI}$  values for all bank refresh is Tc = -40~85°C, Tc means Operating Case Temperature.

## LPDDR4 SDRAM

### 13.4 AC Timing

Parameter	Symbol	Min/		LPDDR4		Unit
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit
Maximum clock frequency		~	1600	1866	2133	MHz
	Clock Ti	ming				
Average Clock Period	t <sub>CK(avg)</sub>	MIN	0.625	0.536	0.468	ns
	CK(avg)	MAX		100		
Average HIGH pulse width	t <sub>CH(avg)</sub>	MIN		0.45		t <sub>CK</sub> (av
		MAX		0.55		
Average LOW pulse width	$t_{CL(avg)}$	MAX	0.45			t <sub>CK</sub> (av
Absolute clock period	t <sub>CK(abs)</sub>	MIN	t <sub>CK</sub> (	avg) MIN + t <sub>JIT</sub> (pe	r) MIN	ns
		MIN		0.43		4 (
Absolute HIGH clock pulse width	t <sub>CH(abs)</sub>	MAX		0.57		t <sub>CK</sub> (av
Absolute LOW clock pulse width	tour	MIN		0.43		
Absolute 2017 Glook pulse within	t <sub>CL(abs)</sub>	MAX		0.57		t <sub>CK</sub> (av
Clock period jitter	t <sub>JIT(per)</sub>	MIN	-40	-36	-30	ps
Marianum Clark litter between two constitutes and		MAX	40 80	36	30	
Maximum Clock Jitter between two consecutive cycles	t <sub>JIT(cc)</sub>	MAX		72 min - t <sub>CH</sub> (avg),min	60	ps
	t.,	MIN		L(avg),min)) × t <sub>CK</sub> (		
Duty cycle jitter (with supported jitter)	t <sub>JIT(duty)</sub> , allowed				x), (t <sub>CL</sub> (abs),max -	ps
$\mathbf{c}$		MAX		(avg),max)) × t <sub>CK</sub>		
	Core AC Para	meters	17)			
READ latency (no DBI)	RL	MIN	28	32	36	t <sub>CK</sub> (av
WRITE latency (set A)	WL	MIN	Srr <sup>14</sup> co	m (16)	18	t <sub>CK</sub> (av
ACTIVATE-to-ACTIVATE command period (same bank)	t <sub>RC</sub>	MIN		<sub>Pab</sub> (with all-bank <sub>Ppb</sub> (with per-bank		ns
Minimum Self-Refresh Time (Entry to Exit)	t <sub>SR</sub>	MIN		max(15ns, 3tCK	)	ns
SELF REFRESH exit to next valid command delay	t <sub>XSR</sub>	MIN	Max	x (t <sub>RFCab</sub> + 7.5ns,	2tCK)	ns
Exit power down to next valid command delay	t <sub>XP</sub>	MIN		Max(7.5ns, 5tCK	()	ns
CAS-to-CAS delay	t <sub>CCD</sub>	MIN		BL/2		t <sub>CK</sub> (av
CAS to CAS delay Masked Write	t <sub>CCDMW</sub> <sup>31)</sup>	MIN		4 × t <sub>CCD</sub>		t <sub>CK</sub> (av
Internal READ to PRECHARGE command delay	t <sub>RTP</sub>	MIN		Max(7.5ns, 8tCK	<u> </u>	ns
RAS-to-CAS delay	t <sub>RCD</sub>	MIN		Max (18ns, 4tCK	()	ns
Row Precharge Time (single bank)	t <sub>RPpb</sub>	MIN		Max (18ns, 4tCK	<u> </u>	ns
Row Precharge Time (all banks)	t <sub>RPab</sub>	MIN		Max(21ns, 4tCK	)	ns
		MIN		Max(42ns, 3tCK	)	ns
Row active time	t <sub>RAS</sub>	MAX	min (9 × 1	t <sub>REFI</sub> × Refresh Ra	ate <sup>19)</sup> , 70.2)	us
WRITE recovery time	t <sub>WR</sub>	MIN		Max(18ns, 6tCK)		
WRITE-to-READ delay	t <sub>WTR</sub>	MIN		Max(10ns, 8tCK)		
Active bank-A to Active bank-B	t <sub>RRD</sub>	MIN	Max(10	ns, 4tCK)	Max(7.5ns, 4tCK)	ns
Precharge to Precharge Delay	t <sub>PPD</sub> <sup>34)</sup>	MIN		4	•	tCK
Four-bank ACTIVATE Window	t <sub>FAW</sub>	MIN	4	10	30 <sup>32)</sup>	ns
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	t <sub>CKELPD</sub>	MIN		Max(7.5ns, 3tCK	<u>(</u> )	ns



## datasheet

Parameter	Symbol	Min/		LPDDR4		Unit
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit
	READ AC Par	ameter	rs <sup>4)</sup>			
Read preamble	t <sub>RPRE</sub> 5), 8)	MIN		2.0		t <sub>CK</sub> (avg)
0.5 tCK Read postamble	t <sub>RPST</sub> 5), 9)	MIN		0.5		t <sub>CK</sub> (avg)
1.5 tCK Read postamble	t <sub>RPST</sub>	MIN		1.5		t <sub>CK</sub> (avg)
DQ low-impedance time from CK_t, CK_c	t <sub>LZ(DQ)</sub> 5)	MIN	$(RL \times t_{CK}) + t_{DQSCK(Min)} - 200ps$			ps
DQ high impedance time from CK_t, CK_c	t <sub>HZ(DQ)</sub> 5)	MAX	$(RL \times t_{CK}) + t_{DQSCK(Max)} + t_{DQSQ(Max)} + (BL/2 \times t_{CK}) - 100ps$			ps
DQS_c low-impedance time from CK_t, CK_c	t <sub>LZ(DQS)</sub> 5)	MIN	$(RL \times t_{CK}) + t_{DQSCK(Min)} - (t_{PRE(Max)} \times t_{CK}) - 200ps$			ps
DQS_c high impedance time from CK_t, CK_c	t <sub>HZ(DQS)</sub> 5)	MAX	(RL × t <sub>CK</sub> ) + t <sub>DQS0</sub>	CK(Max) + (BL/2 × t <sub>C</sub> t <sub>CK</sub> ) - 100ps	c <sub>K</sub> ) - (RPST(Max) ×	ps
DQS-DQ skew	t <sub>DQSQ</sub>	MAX		0.18		UI
t	DQSCK AC P	arame	ters			
DQS output access time from CK_t/CK_c	t <sub>DQSCK</sub> 14)	MIN		1500		- ps
		MAX		3500		P -
DQS output access time from CK_t/CK_c temperature variation	t <sub>DQSCK_temp</sub> 15)	MAX		4		ps/°C
DQS output access time from CK_t/CK_c voltage variation	t <sub>DQSCK_volt</sub> 16)	MAX		7		ps/mV
CK to DQS rank to rank variation	t <sub>DQSCK_rank2r</sub> 22),23) ank	MAX	1.0			ns
S	Self Refresh P	arame	ters			
Delay from SRE command to CKE Input low	t <sub>ESCKE</sub> <sup>24)</sup>	MIN		Max(1.75ns, 3tCK	)	ns
Minimum Self Refresh Time	t <sub>SR</sub> <sup>24)</sup>	MIN		Max(15ns, 3tCK)		ns
Exit Self Refresh to Valid commands	t <sub>XSR</sub> <sup>24),25)</sup>	MIN	Max	(tRFCab + 7.5ns, 2	2tCK)	ns
	WRITE AC Par	ramete	rs <sup>4)</sup>			
Write command to 1 <sup>st</sup> DQS latching	tooos	MIN		0.75		t <sub>CK</sub> (avg)
white command to 1 DQS latching	t <sub>DQSS</sub>	MAX		1.25		- (CK(avg)
DQS input high-level width	t <sub>DQSH</sub>	MIN		0.4		t <sub>CK</sub> (avg)
DQS input low-level width	t <sub>DQSL</sub>	MIN		0.4		t <sub>CK</sub> (avg)
DQS falling edge to CK setup time	t <sub>DSS</sub>	MIN		0.2		t <sub>CK</sub> (avg)
DQS falling edge hold time from CK	t <sub>DSH</sub>	MIN		0.2		t <sub>CK</sub> (avg)
Write preamble	t <sub>WPRE</sub>	MIN		2.0		t <sub>CK</sub> (avg)
0.5 tCK Write postamble	t <sub>WPST</sub> <sup>21)</sup>	MIN		0.5		t <sub>CK</sub> (avg)
1.5 tCK Write postamble	t <sub>WPST</sub> <sup>21)</sup>	MIN		1.5		t <sub>CK</sub> (avg)
ZC	Q Calibration	Param	eters			
ZQ Calibration	t <sub>ZQCAL</sub>	MIN		1		us
ZQ Calibration Values Latch Time	t <sub>ZQLAT</sub>	MN		Max (30ns, 8tCK)	1	ns
ZQ Calibration RESET time	t <sub>ZQRESET</sub>	MIN		Max (50ns, 3tCK)	1	ns
	ower Down F		ters			
CKE minimum pulse width (HIGH and LOW pulse width)	t <sub>CKE</sub>	MIN		max(7.5ns, 4tCK)	1	-
Delay from Valid command to CKE Input low	t <sub>CMDCKE</sub> <sup>26)</sup>	MIN		Max(1.75ns, 3tCK	)	ns
Valid Clock Requirement after CKE Input Low	t <sub>CKELCK</sub> <sup>26)</sup>	MIN		Max(5ns, 5tCK)		ns
Valid CS Requirement before CKE Input Low	t <sub>CSCKE</sub>	MIN		1.75		ns
Valid CS Requirement after CKE Input Low	t <sub>CKELCS</sub>	MIN		Max(5ns,5tCK)		ns



Parameter	0	Min/	LPDDR4				
Parameter	Symbol	Max	3200Mbps 3733Mbps	4266Mbps	Unit		
Valid Clock Requirement before CKE Input High	t <sub>CKCKEH</sub> <sup>26)</sup>	MIN	Max(1.75ns, 3	iCK)	ns		
Exit power- down to next valid command delay	t <sub>XP</sub> <sup>26)</sup>	MIN	Max(7.5ns, 5t	CK)	ns		
Valid CS Requirement before CKE Input High	t <sub>CSCKEH</sub>	MIN	1.75		ns		
Valid CS Requirement after CKE Input High	t <sub>CKEHCS</sub>	MIN	Max(7.5ns,5t0	CK)	ns		
Valid Clock and CS Requirement after CKE Input low after MRW Command	t <sub>MRWCKEL</sub> <sup>26)</sup>	MIN	Max(14ns,10t	ns			
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	t <sub>ZQCKE</sub> <sup>26)</sup>	MIN	Max(1.75ns,3tCK)				
	nd Address In	nut Da	ramotors 4)				
Rx Mask voltage - p-p	VcIVW	MAX	155 150	145	mV		
Rx timing window	TcIVW	MAX	0.3		UI*		
CAAC input pulse amplitude pk-pk	VIHL AC	MIN	190 180	180	mV		
CA input pulse width	TcIPW	MIN	0.6		UI*		
		MIN	1		\ //		
Input Slew Rate over VcIVW	SRIN_cIVW	MAX	7		V/ns		
Mode F	Register Read	/Write /	AC Timing				
Additional time after tXP has expired until MRR command	t <sub>MRRI</sub>	MIN	t <sub>RCD</sub> + 3nC	K	-		
MODE REGISTER READ command period	t <sub>MRR</sub>	MIN	8		nCK		
MODE REGISTER WRITE command period	t <sub>MRW</sub>	MIN	Max(10ns, 10r	iCK)	-		
Mode register set command delay	t <sub>MRD</sub>	MIN	Max(14ns, 10t	CK)	-		
Boot Paran	neters (10 MH	z - 55 N	1Hz) <sup>11), 12), 13)</sup>				
Clock Cycle Time	t <sub>CKb</sub>	max	100		ns		
Clock Cycle Time	CKb	MIN	18		113		
Address & Control Input Setup Time	t <sub>ISb</sub>	MIN	1150 com 1150		ps		
Address & Control Input Hold Time	t <sub>IHb</sub>	MIN	1150		ps		
DQS Output Data Access Time from CK_t/CK_c	tDOSCKb	MIN	2.0		ns		
	5400.13	MAX	10.0				
Data Strobe Edge to Output Data Edge	t <sub>DQSQb</sub>	MAX	1.2		ns		
	nd Bus Traini				1		
Valid Clock Requirement after CKE Input low	tCKELCK	MIN	Max(5ns, 5n0	CK)	tCK		
Data Setup for VREF Training Mode	t <sub>DStrain</sub>	MIN	2		ns		
Data Hold for VREF Training Mode	t <sub>DHtrain</sub>	MIN	2		ns		
Asynchronous Data Read	t <sub>ADR</sub>	MAX	20		ns		
CA Bus Training command to CA Bus Training command delay	t <sub>CACD</sub> <sup>29)</sup>	MIN	RU(t <sub>ADR</sub> /t <sub>Ch</sub>	()	tCK		
Valid Strobe Requirement before CKE Low	t <sub>DQSCKE</sub> 30)	MIN	10		ns		
First CA Bus Training Command Following CKE LOW	t <sub>CAENT</sub>	MIN	250		ns		
VREF Step Time-multiple steps	t <sub>VREFCA</sub> _LONG	MAX	250		ns		
VREF Step Time-one step	t <sub>VREFCA</sub> _SHORT	MAX	80		ns		
Valid Clock Requirement before CS High	t <sub>CKPRECS</sub>	MIN	$2t_{CK} + t_{XP} (t_{XP} = \max(7$	.5ns, 5nCK))	-		
Valid Clock Requirement after CS High	t <sub>CKPSTCS</sub>	MIN	max(7.5ns, 5n	CK)	-		
Minimum delay from CS to DQS toggle in command bus training	t <sub>CS_VREF</sub>	MIN	2		tCK		
Minimum delay from CKE High to Strobe High Impedance	t <sub>CKEHDQS</sub>	-	10		ns		
Valid Clock Requirement before CKE Input High	t <sub>CKCKEH</sub>	MIN	Max(1.75ns, 3	tCK)			
					0		




# datasheet

Parameter	Symbol	Min/	LPDDR4						
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit			
CA Bus Training CKE High to DQ Tri-state	t <sub>MRZ</sub>	MIN		1.5					
ODT turn-on Latency from CKE	t <sub>CKELODTon</sub>	MIN		20					
ODT turn-off Latency from CKE	t <sub>CKELODToff</sub>	MIN		20		ns			
	t <sub>XCBT_Short</sub>	MIN		Max(5nCK, 200ns)		-			
Exit Command Bus Training Mode to next valid command delay 33)	t <sub>XCBT_Middle</sub>	MIN		Max(5nCK, 200ns)		-			
,	t <sub>XCBT_Long</sub>	MIN		Max(5nCK, 250ns)		-			
W	rite Leveling	Parame	eters						
DQS_t/DQS_c delay after write leveling mode is programmed	t <sub>WLDQSEN</sub>	MIN		20		tCK			
Write preamble for Write Leveling	t <sub>WLWPRE</sub>	MIN		20					
First DQS_t/DQS_c edge after write leveling mode is programmed	t <sub>WLMRD</sub>	MIN			tCK				
Write leveling output delay	t <sub>WLO</sub>	MAX			ns				
Mode register set command delay	t <sub>MRD</sub>	MIN			ns				
Valid Clock Requirement before DQS Toggle	t <sub>CKPRDQS</sub>	MIN	Max(7.5ns, 4tCK)						
Valid Clock Requirement after DQS Toggle	t <sub>CKPSTDQS</sub>	MIN	Max(7.5ns, 4tCK)						
Write leveling hold time	t <sub>WLH</sub> <sup>27)</sup>	MIN	75	60	50	ps			
Write leveling setup time	t <sub>WLS</sub> <sup>27)</sup>	MIN	75	60	50	ps			
Write leveling input valid window	t <sub>WLIVW</sub> <sup>28)</sup>	MIN	120	100	90	ps			
Tempe	rature De-Rati	ng AC	Timing <sup>20)</sup>						
DQS output access time from CK_t/CK_c (derated)	t <sub>DQSCK</sub>	MAX		3600		ps			
RAS-to-CAS delay (derated)	t <sub>RCD</sub>	MIN			ns				
ACTIVATE-to- ACTIVATE command period (derated)	t <sub>RC</sub>	MIN			ns				
Row active time (derated)	t <sub>RAS</sub>	MIN	oern co	t <sub>RAS</sub> + 1.875		ns			
Row precharge time (derated)	t <sub>RP</sub>	MIN	101 Pibb	t <sub>RP</sub> + 1.875		ns			
Active bank A to active bank B (derated)	t <sub>RRD</sub>	MIN		t <sub>RRD</sub> + 1.875		ns			



#### NOTE:

- 1) Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities
- 2) All AC timings assume an input slew rate of TBDV/ns.
- 3) Measured with 4 V/ns differential CK\_t/CK\_c slew rate and nominal VIX.
- 4) READ, WRITE, and Input setup and hold values are referenced to V<sub>REF</sub>.
- 5) For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V<sub>TT</sub>). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing [Burst Read:RL=12, BL=8, tDQSCK<tCK] shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 6) Output Transition Timing



- Start driving point = 2 x T1 T2 End driving point = 2 x T1 T2

  7)The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS\_t-DQS\_c.
- 8) Measured from the point when DQS\_t/DQS\_c begins driving the signal to the point when DQS\_t/DQS\_c begins driving the first rising strobe edge. See Pre and Post-amble section in Operating & Timing spec

  9) Measured from the last falling strobe edge of DQS\_t/DQS\_c to the point when DQS\_t/DQS\_c finishes driving the signal.
- 10) Input set-up/hold time for signal (CA[9:0], CS).
- 11) To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
- 12) The LPDDR4 device will set some default values upon receiving a RESET (MRW) command as specified in "Definition".
- 13) The output skew parameters are measured with default output impedance settings using the reference load.
- 14) Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
- 15) tDQSCK\_temp max delay variation as a function of Temperature.
- 16) tDQSCK\_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSCK\_volt should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/ abs{V1-V2}. For tester measurement VDDQ = VDD2 is assumed.
- 17) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

  18) tXSR/tXP/tZQLAT are defined as "to the first rising clock edge next valid command".
- 19) Refresh Rate is specified by MR4, OP[2:0].
- 20) Timing derating applies for operation at 85°C to 105°C.
- 21) The length of Write Postamble depends on MR3 OP1 setting.
- 22) The same voltage and temperature are applied to t<sub>DQS2CK</sub> rank2rank.
- 23) t<sub>DQSCK\_rank2rank</sub> parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 24) Delay time has to satisfy both analog time(ns) and clock count(tCK).

It means that t<sub>ESCKE</sub> will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.





Figure 23. t<sub>ESCKE</sub> Timing

- 25) MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.
- 26) Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, t<sub>CMDCKE</sub> will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired. The case which 3nCK is applied to is shown below.



#### Figure 24. $t_{\text{CMDCKE}}$ Timing

- 27) In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
- 28) t<sub>WLIVW</sub> is defined in a similar manner to tdIVW\_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window. The DQS input mask for timing with respect to CK is shown in Figure 25. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

DQS\_t/DQS\_c and CK\_t/CK\_c at DRAM Latch




Figure 25. DQS\_t/DQS\_c to CK\_t/CK\_c timings at the DRAM pins referenced from the internal latch

- 29) If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
- 30)  $\overline{\text{DQS}}_{\text{t}}$  has to retain a low level during  $t_{\overline{\text{DQSCKE}}}$  period, as well as  $\overline{\text{DQS}}_{\text{c}}$  has to retain a high level.
- 31) See Masked Write Operation for detail.
- 32) Devices supporting 4266Mbps specification shall support these timings at lower data rates.
- 33) Exit Command Bus Training Mode to next valid command delay Time depends on value of V<sub>REF</sub>(CA) setting: MR12 OP[5:0] and V<sub>REF</sub>(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping table. Additionally exit Command Bus Training Mode to next valid command delay Time may affect V<sub>REF</sub>(DQ) setting. Settling time of V<sub>REF</sub>(DQ) level is same as V<sub>REF</sub>(CA) level.
- 34) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

### 13.5 CA Rx Voltage and Timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




Figure 26. CA Receiver (Rx) mask





Figure 27. Across pin  $V_{\mbox{\scriptsize REFCA}}$  voltage variation

Vcent\_CA(pin avg) is defined as the midpoint between the largest Vcent\_CA voltage level and the smallest Vcent\_CA voltage level across all CA and CS pins for a given DRAM component. Each CA Vcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 27. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.

# CK\_t, CK\_c Data-in at DRAM Pin Minimum CA Eye center aligned



TcIVW for all CA signals is defined as centered on the CK\_t/CK\_c crossing at the DRAM pin.

Figure 28. CA Timings at the DRAM pins

All of the timing terms in Figure 28. are measured from the CK\_t/CK\_c to the center(midpoint) of the TcIVW window taken at the VcIVW\_total voltage levels centered around Vcent\_CA(pin mid).




Figure 29. CA TcIPW and SRIN\_cIVW definition (for each input pulse)

#### NOTE:

1) SRIN\_clVW=VclVW\_Total/(tr or tf), signal must be monotonic within tr and tf range.




Figure 30. CA VIHL\_AC definition (for each input pulse)

#### [Table 64] DRAM CMD/ADR, CS

Symbol	Parameter	DQ-1333 <sup>A)</sup>		DQ-1600/1866		DQ-3200		DQ-3733		DQ-4266		Unit	NOTE
	raiailletei	min	max	min	max	min	max	min	max	min	max	Oill	OIIIL NOTE
VcIVW	Rx Mask voltage - p-p	1	175	-	175	-	155		150		145	mV	1,2,3
TcIVW	Rx timing window	-	0.3	-	0.3	-	0.3	•	0.3	1	0.3	UI*	1,2,3
VIHL_AC	CA AC input pulse ampli- tude pk-pk	210	-	210	-	190	-	180	-	180	1	mV	4,7
TcIPW	CA input pulse width	0.55	-	0.55	-	0.6	-	0.6	-	0.6	-	UI*	5
SRIN_cIVW	Input Slew Rate over VcIVW	1	7	1	7	1	7	1	7	1	7	V/ns	6

\* UI=tCK(avg)min

#### NOTE:

- CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
   Rx mask voltage VcIVW total(max) must be centered around Vcent\_CA (pin\_mid).
- Vcent\_CA must be within the adjustment range of the CA internal Vref.
   CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_CA(pin mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_CA.
- 5) CA only minimum input pulse width defined at the Vcent\_CA (pin mid).
- 6) Input slew rate over VcIVW Mask centered at Vcent\_CA (pin mid).
- 7) VIHL\_AC does not have to be met when no transitions are occurring.
- A) The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.

### 13.6 DRAM Data Timing




Figure 31. Read data timing definitions tQH and tDQSQ across on DQ signals per DQS group






Figure 32. Read data timing tQW valid window defined per DQ signal

#### [Table 65] Read output timings

Parameter	Symbol			LPDDR4-2133/ 2400		LPDDR4-3200		LPDDR4-3733		LPDDR4-4266		Units	Notes
	·	Min	Max										
Data Timing	Data Timing												
DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Disabled)	t <sub>DQSQ</sub>	-	0.18	-	0.18	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	t <sub>QH</sub>	min(t <sub>QS</sub>	-	min(t <sub>QS</sub> <sub>H</sub> , t <sub>QSL</sub> )	-	min(t <sub>QS</sub>	-	min(t <sub>QS</sub> <sub>H</sub> , t <sub>QSL</sub> )	-	min(t <sub>QS</sub>	-	UI	
DQ output window time total, per pin (DBI-Disabled)	t <sub>QW_total</sub>	0.75	-	0.73	-	0.7	ı	0.7	ı	0.7	ı	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	t <sub>QW_dj</sub>	-	TBD		TBD		TBD	ı	TBD	-	TBD	UI	2,3
DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Enabled)	t <sub>DQSQ_D</sub> BI	-	0.18	-	0.18	-	0.18	ı	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	t <sub>QH_DBI</sub>	min (t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )	-	UI									
DQ output window time total, per pin (DBI-Enabled)	t <sub>QW_total</sub> _DBI	0.75	-	0.73	-	0.7	ı	0.7	ı	0.7	ı	UI	3
Data Strobe Timing													
DQS_t, DQS_c differential output low time (DBI-Disabled)	t <sub>QSL</sub>	t <sub>CL(abs)</sub> -0.05	-	t <sub>CK(avg)</sub>	3,4								
DQS_t, DQS_c differential output high time (DBI-Disabled)	t <sub>QSH</sub>	t <sub>CH(abs)</sub> -0.05		t <sub>CH(abs)</sub> -0.05		t <sub>CH(abs)</sub> -0.05	-	t <sub>CH(abs)</sub> -0.05	-	t <sub>CH(abs)</sub> -0.05	-	t <sub>CK(avg)</sub>	3,5
DQS_t, DQS_c differential output low time (DBI-Enabled)	t <sub>QSL_DBI</sub>	t <sub>CL(abs)</sub> -0.045	-	t <sub>CL(abs)</sub> -0.045	0	t <sub>CL(abs)</sub> -0.045	-	t <sub>CL(abs)</sub> -0.045		t <sub>CL(abs)</sub> -0.045	-	t <sub>CK(avg)</sub>	4,6
DQS_t, DQS_c differential output high time (DBI-Enabled)	t <sub>QSH_DB</sub>	t <sub>CH(abs)</sub> -0.045	da	t <sub>CH(abs)</sub> -0.045	ia	t <sub>CH(abs)</sub> -0.045	n.c	t <sub>CH(abs)</sub> -0.045	cn	t <sub>CH(abs)</sub> -0.045	-	t <sub>CK(avg)</sub>	5,6

\* Unit UI = tCK(avg)min/2

- 1) The deterministic component of the total timing. Measurement method tbd.
- 2) This parameter will be characterized and guaranteed by design.

  3) This parameter will be characterized and guaranteed by design.

  3) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs)-0.04.
- 4) tQSL describes the instantaneous differential output low pulse width on DQS\_t DQS\_c, as it measured the next rising edge from an arbitrary falling edge.

  5) tQSH describes the instantaneous differential output high pulse width on DQS\_t DQS\_c, as it measured the next rising edge from an arbitrary falling edge.

  6) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

### 13.7 DQ Rx Voltage And Timing

The DQ input receiver mask for voltage and timing is shown Figure 33. is applied per pin. The "total" mask (VdIVW\_total, TdiVW\_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.




Figure 33. DQ Receiver (Rx) mask




Figure 34. Across pin  $V_{REF}DQ$  voltage variation

Vcent\_DQ(pin mid) is defined as the midpoint between the largest Vcent\_DQ voltage level and the smallest Vcent\_DQ voltage level across all DQ pins for a given DRAM component. Each DQ Vcent is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in Figure 34. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.




Figure 35. DQ to DQS  $t_{DQS2DQ}$  &  $t_{DQDQ}$  Timings at the DRAM pins referenced from the internal latch

#### NOTE .

- 1) t<sub>DQS2DQ</sub> is measured at the center(midpoint) of the TdiVW window.
- 2) DQz represents the max t<sub>DQS2DQ</sub> in this example.
- 3) DQy represents the min  $t_{DQS2DQ}$  in this example.




Figure 36. DQ TdIPW and SRIN\_dIVW definition (for each input pulse)

#### NOTE:

1) SRIN\_dIVW=VdIVW\_Total/(tr or tf), signal must be monotonic within tr and tf range.




Figure 37. DQ VIHL\_AC definition (for each input pulse)

davidli@hsrp.com.cn

#### [Table 66] DRAM DQs In Receive Mode;

Symbol	Parameter	1600/1	866 <sup>A)</sup>	2133/2400		3200		3733		4266		Unit	NOTE
Symbol	Parameter	min	max	min	max	min	max	min	max	min	max	Oilit	NOTE
VdIVW_total	Rx Mask voltage - p-p total	-	140	ı	140	1	140	1	130	1	120	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	1	0.22	1	0.25	-	0.25	1	0.25	UI*	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	1	TBD	1	TBD	-	TBD	1	TBD	UI*	1,2,4,12
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	1	180	1	180	-	180	1	170	1	mV	5,13
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45	1	0.45	1	0.45	-	0.45	1	0.45	1	UI*	6
t <sub>DQS2DQ</sub>	DQ to DQS offset	250	700	250	700	250	700	250	700	250	700	ps	7
t <sub>DQ2DQ</sub>	DQ to DQ offset	-	30	-	30	-	30	-	30	-	30	ps	8
t <sub>DQS2DQ_temp</sub>	DQ to DQS offset tempera- ture variation		0.4	-	0.4	-	0.4	-	0.4	-	0.6	ps/°C	9
t <sub>DQS2DQ_volt</sub>	DQ to DQS offset voltage variation	-	25	1	25	1	25	1	25	1	25	ps/ 50mV	10
SRIN_dIVW	Input Slew Rate over VdIVW_total	1	7	1	7	1	7	1	7	1	7	V/ns	11
t <sub>DQS2DQ_rank2rank</sub>	DQ to DQS offset rank to rank variation	-	200	1	200	1	200	-	200	-	200	ps	14,15,16

\* UI=tck(avg)min/2

#### NOTE:

- 1) Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.

  2) The design specification is a BER <tbd. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3) Rx mask voltage VdIVW total(max) must be centered around Vcent\_DQ(pin\_mid).
- 4) Vcent\_DQ must be within the adjustment range of the DQ internal Vref.
  5) DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_DQ(pin\_mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_DQ

  6) DQ only minimum input pulse width defined at the Vcent\_DQ(pin\_mid).
- 7) DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation
- 8) DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 9) TDQS2DQ max delay variation as a function of temperature.

  10) TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement VDDQ=VDD2 is assumed.
- 11) Input slew rate over VdIVW Mask centered at Vcent DQ(pin mid).
- 12) Rx mask defined for a one pin toggling with other DQ signals in a steady state
- 13) VIHL\_AC does not have to be met when no transitions are occurring.
- 14) The same voltage and temperature are applied to t<sub>DQS2DQ rank2rank</sub>
- 15) t<sub>DQS2DQ\_rank2rank</sub> parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 16) t<sub>DQS2DQ\_rabk2rank</sub> support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.
- A) The Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. For example TdIVW\_total(ps) = 137.5ps at or below 1600 operating frequencies.