RoHS COMPLIANT

N-Channel Enhancement Mode Field Effect Transistor



SOT-23



Product Summary

- V_{DS} 60V
- I_D 3A
- $R_{DS(ON)}$(at V_{GS}=10V) ＜80mΩ
- $R_{DS(ON)}$(at V_{GS}=4.5V) ＜95mΩ

General Description

- Trench Power LV MOSFET technology
- High Speed switching
- Halogen Free
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Power switching application
- Uninterruptible power supply
- PWM application

■ Absolute Maximum Ratings (T_A=25℃ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	60	V
Gate-source Voltage		V_{GS}	±20	V
Drain Current	T_A=25℃	I_D	3	A
	T_A=100℃		1.9	
Pulsed Drain Current [A]		I_{DM}	20	A
Total Power Dissipation [B]	T_A=25℃	P_D	1.2	W
	T_A=100℃		0.45	
Junction and Storage Temperature Range		T_J ,T_{STG}	-55～+150	℃

■Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient [C]	Steady-State	$R_{\theta JA}$	85	105	℃/W

■ Ordering Information (Example)

PREFERED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
ZXL03N06C	F2	03N06C.	3000	30000	120000	7“ reel

■ Electrical Characteristics (T_J=25℃ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}= 0V, I_D=250μA	60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=60V, V_{GS}=0V	-	-	1	μA
		V_{DS}=60V, V_{GS}=0V, Tj=150℃	-	-	100	
Gate-Body Leakage Current	I_{GSS}	V_{GS}= ±20V, V_{DS}=0V	-	-	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}= V_{GS}, I_D=250μA	0.9	1.3	2	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	V_{GS}=10V, I_D=3A	-	60	80	mΩ
		V_{GS}=4.5V, I_D=2A	-	70	95	
Diode Forward Voltage	V_{SD}	I_S=3A, V_{GS}=0V	-	0.85	1.2	V
Gate resistance	R_G	f=1MHz, Open drain	-	2.8	-	Ω
Maximum Body-Diode Continuous Current	I_S		-	-	3	A
Dynamic Parameters						
Input Capacitance	C_{iss}	V_{DS}=30V, V_{GS}=0V, f=1MHz	-	400	-	pF
Output Capacitance	C_{oss}		-	28	-	
Reverse Transfer Capacitance	C_{rss}		-	23	-	
Switching Parameters						
Total Gate Charge	Q_g	V_{GS}=10V, V_{DS}=30V, I_D=3A	-	8.8	-	nC
Gate-Source Charge	Q_{gs}		-	1	-	
Gate-Drain Charge	Q_{gd}		-	2.5	-	
Reverse Recovery Charge	Q_{rr}	I_F=3A, di/dt=500A/us	-	24	-	nC
Reverse Recovery Time	t_{rr}		-	12	-	ns
Turn-on Delay Time	$t_{D(on)}$	V_{GS}=10V, V_{DD}=30V, I_D=3A R_{GEN}=2.3Ω	-	4.5	-	ns
Turn-on Rise Time	t_r		-	10	-	
Turn-off Delay Time	$t_{D(off)}$		-	12.5	-	
Turn-off fall Time	t_f		-	1.5	-	

A. Repetitive rating; pulse width limited by max. junction temperature.
B. P_d is based on max. junction temperature, using junction-case thermal resistance.
C. The value of $R_{\theta JA}$ is measured with the device mounted on the minimum recommend pad size, in the still air environment with T_A =25℃. The maximum allowed junction temperature of 150℃. The value in any given application depends on the user's specific board design.

■Typical Electrical and Thermal Characteristics Diagrams



Figure 1. Output Characteristics



Figure 2. Transfer Characteristics



Figure 3. Capacitance Characteristics



Figure 4. Gate Charge



Figure 5. On-Resistance vs Gate to Source Voltage



Figure 6. Normalized On-Resistance



Figure 7. $R_{DS(on)}$ VS Drain Current



Figure 8. Forward characteristics of reverse diode



Figure 9. Normalized breakdown voltage



Figure 10. Normalized Threshold voltage



Figure 11. Current dissipation



Figure 12. Power dissipation



Figure 13. Maximum Transient Thermal Impedance



Figure 14. Safe Operation Area

■ Test Circuits & Waveforms



Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform



Figure B. Gate Charge Test Circuit & Waveform



Figure C. Resistive Switching Test Circuit & Waveform



Figure D. Diode Recovery Test Circuit & Waveform

■ SOT-23 Package information



TOP VIEW



SIDE VIEW



SIDE VIEW



UNIT：mm

SUGGESTED SOLDER PAD LAYOUT

DIMENSIONS				
SYMBOL	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.035	0.045	0.900	1.150
A1	0.000	0.004	0.000	0.100
A2	0.035	0.041	0.900	1.050
b	0.012	0.020	0.300	0.500
c	0.004	0.008	0.100	0.200
D	0.110	0.118	2.800	3.000
E	0.047	0.055	1.200	1.400
E1	0.089	0.100	2.250	2.550
e	0.037TYP		0.950TYP	
e1	0.071	0.079	1.800	2.000
L	0.022REF		0.550REF	
L1	0.012	0.200	0.300	0.500
θ	0°	8°	0°	8°

NOTE:
1.PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
2.TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
3.THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.