


## N-Channel Enhancement Mode Field Effect Transistor



### Product Summary

- $V_{DS}$  30V
- $I_D$  3.6A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) <33mohm
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) <48mohm
- 100%  $\nabla V_{DS}$  Tested

### General Description

- Trench Power MV MOSFET technology
- High Power and current handing capability

### Applications

- PWM application
- Load switch

### ■ Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	30	V
Gate-source Voltage		$V_{GS}$	$\pm 20$	V
Drain Current	$T_A=25^\circ\text{C}$	$I_D$	3.6	A
	$T_A=70^\circ\text{C}$		2.9	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	15	A
Total Power Dissipation	$T_A=25^\circ\text{C}$	$P_D$	1	W
	$T_A=70^\circ\text{C}$		0.6	W
Thermal Resistance Junction-to-Ambient <sup>B</sup>		$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+150	$^\circ\text{C}$

### ■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
ZXL2304A	F2	S4.	3000	30000	120000	7" reel

# ZXL2304A

## ■ Electrical Characteristics ( $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$			1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS1}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	1.5	2.2	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=3.6\text{A}$		26	33	mΩ
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=3\text{A}$		39	48	
Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=3.6\text{A}, V_{\text{GS}}=0\text{V}$			1.2	V
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=10\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHZ}$		314		pF
Output Capacitance	$C_{\text{oss}}$			59		
Reverse Transfer Capacitance	$C_{\text{rss}}$			48		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V}, I_{\text{D}}=3.6\text{A}$		6.08		nC
Gate-Source Charge	$Q_{\text{gs}}$			1.26		
Gate-Drain Charge	$Q_{\text{gd}}$			1.32		
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_{\text{F}}=3.6\text{A}, \text{di/dt}=100\text{A/us}$		1.66		ns
Reverse Recovery Time	$t_{\text{rr}}$			17.33		
Turn-on Delay Time	$t_{\text{D(on)}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V}, R_{\text{L}}=4.1\Omega, R_{\text{GEN}}=3\Omega$		3.8		ns
Turn-on Rise Time	$t_r$			23.2		
Turn-off Delay Time	$t_{\text{D(off)}}$			7		
Turn-off fall Time	$t_f$			18.6		

A. Pulse Test: Pulse Width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$ .

B.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta UC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

## ■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge


# ZXL2304A





**Figure7. Safe Operation Area**





**Figure8. Maximum Continuous Drain Current vs Ambient Temperature**





**Figure9. Normalized Maximum Transient Thermal Impedance**





**Resistive Switching Test Circuit & Waveforms**



**Diode Recovery Test Circuit & Waveforms**







**Gate Charge Test Circuit & Waveform**



**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**

## ■ SOT-23 Package information



SYMBOL	DIMENSIONS			Millimeter		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.035	---	0.045	0.900	---	1.150
A1	0.000	---	0.004	0.000	---	0.100
A2	0.035	0.038	0.041	0.900	0.975	1.050
b	0.012	0.016	0.020	0.300	0.400	0.500
c	0.004	---	0.008	0.100	---	0.200
D	0.110	0.114	0.118	2.800	2.900	3.000
E	0.047	0.051	0.055	1.200	1.300	1.400
E1	0.089	0.094	0.100	2.250	2.400	2.550
e	0.037TYP			0.950TYP		
e1	0.071	0.075	0.079	1.800	1.900	2.000
L	0.022REF			0.550REF		
L1	0.012	0.016	0.200	0.300	0.400	0.500
θ	0*	---	8*	0*	---	8*

### NOTE:

- 1.PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS,
- 2.TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
- 3.THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

SUGGESTED SOLDER PAD LAYOUT