

# Si8220/21

**Pin Assignments:** 

## 0.5 AND 2.5 AMP ISODRIVERS WITH OPTO INPUT $(2.5, 3.75, \text{AND } 5.0 \text{ KV}_{RMS})$

#### Features

- HCPL-3120, TLP350, and similar opto-drivers
- 60 ns propagation delay max (independent of input drive current)
- 14x tighter part-to-part matching versus opto-drivers
- 2.5, 3.75, and 5.0  $\rm kV_{RMS}$  isolation
- Transient Immunity
  - 30 kV/µs

#### **Applications**

- IGBT/ MOSFET gate drives
- Industrial control systems
- Switch mode power supplies

#### Safety Regulatory Approvals

- UL 1577 recognized
  - Up to 5000 Vrms for 1 minute
- CSA component notice 5A approval
  - IEC 60950-1, 61010-1, 60601-1 (reinforced insulation)

#### Description

The Si8220/21 is a high-performance functional upgrade for opto-coupled drivers, such as the HCPL-3120 and the HPCL-0302 providing 2.5 A of peak output current. It utilizes Silicon Laboratories' proprietary silicon isolation technology, which provides a choice of 2.5, 3.75, or 5.0 kV<sub>RMS</sub> withstand voltages per UL1577. This technology enables higher performance, reduced variation with temperature and age, tighter part-topart matching, and superior common-mode rejection compared to optoisolated drivers. While the input circuit mimics the characteristics of an LED, less drive current is required, resulting in increased efficiency. Propagation delay time is independent of input drive current, resulting in consistently short propagation time, tighter unit-to-unit variation, and greater input circuit design flexibility.

- Functional upgrade for HCPL-0302, Under-voltage lockout protection with hysteresis
  - Resistant to temperature and aging effects
  - Gate driver supply voltage
  - 6.5 V to 24 V
  - Wide operating range
    - -40 to +125 °C
  - **RoHS-compliant packages** 
    - SOIC-8 narrow body
    - SOIC-16 wide body
  - **UPS** systems
  - Motor control drives
  - Inverters
  - VDE certification conformity
    - IEC 60747-5-2 (VDE 0884 Part 2)
    - EN 60950-1 (reinforced insulation)
- Patent pending



## Si8220/21

#### **Functional Block Diagram**





## TABLE OF CONTENTS

## Section

## <u>Page</u>

1. Electrical Specifications         2. Test Circuits	
3. Regulatory Information	
4. Functional Description	
4.1. Theory of Operation	
5. Technical Description	
5.1. Device Behavior	
5.2. Device Startup	
5.3. Under Voltage Lockout (UVLO)	4
6. Applications	
6.1. Power Supply Connections	
6.2. Layout Considerations	
6.3. Power Dissipation Considerations	
6.4. Input Circuit Design	1
6.5. Parametric Differences between Si8220/21 and	0
HCPL-0302 and HCPL-3120 Opto Drivers	
7. Pin Descriptions (Narrow-Body SOIC)	
8. Pin Descriptions (Wide-Body SOIC)	
9. Ordering Guide	
10. Package Outline: 8-Pin Narrow Body SOIC	
11. Land Pattern: 8-Pin Narrow Body SOIC	
12. Package Outline: 16-Pin Wide Body SOIC	
13. Land Pattern: 16-Pin Wide-Body SOIC	
14. Top Marking: 16-Pin Wide Body SOIC	
15. Top Marking: 8-Pin Narrow Body SOIC2	
Document Change List	
Contact Information	;2



## 1. Electrical Specifications

#### Table 1. Electrical Characteristics <sup>1</sup>

 $V_{DD}$  = 12 V or 15 V,  $V_{SS}$  = GND,  $T_A$  = –40 to +125 °C; typical specs at 25 °C.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
DC Specifications			1		L	
Power Supply Voltage	V <sub>DD</sub>	$(V_{DD} - V_{SS})$	6.5		24	V
Input Current (ON)	I <sub>F(ON)</sub>		5.0	_	20	mA
Input Current Rising Edge Hysteresis	I <sub>HYS</sub>		_	0.5		mA
Input Voltage (OFF)	V <sub>F(OFF)</sub>	Measured at ANODE with respect to CATHODE.	-0.6	_	1.6	V
Input Forward Voltage	V <sub>F</sub>	Measured at ANODE with respect to CATHODE. I <sub>F</sub> = 5 mA.	1.7	_	2.5	V
Outout Desistence Llist (Osumo)	D	0.5 A devices	_	15	—	
Output Resistance High (Source)	R <sub>OH</sub>	2.5 A devices	_	2.7		
	_	0.5 A devices		5.0		- Ω
Output Resistance Low (Sink)	R <sub>OL</sub>	2.5 A devices	_	1.0	.0 —	
		(0.5 A), I <sub>F</sub> = 0 (see Figure 2)	_	0.3		
Output High Current (Source)	I <sub>ОН</sub>	(2.5 A), I <sub>F</sub> = 0 (see Figure 2)	_	1.5		- A
		(0.5 A), I <sub>F</sub> = 10 mA, (see Figure 1)	_	0.5		
Output Low Current (Sink)	I <sub>OL</sub>	(2.5 A), I <sub>F</sub> = 10 mA, (see Figure 1)	_	2.5		- A
	M	(0.5 A), I <sub>OUT</sub> = –50 mA	_	V <sub>DD</sub> - 0.5		V
High-Level Output Voltage	V <sub>OH</sub>	(2.5 A), I <sub>OUT</sub> = –50 mA		V <sub>DD</sub> - 0.1		- V
	M	(0.5 A), I <sub>OUT</sub> = 50 mA	_	200		
Low-Level Output Voltage	V <sub>OL</sub>	(2.5 A), I <sub>OUT</sub> = 50 mA		50		– mV
High-Level Supply Current		Output open I <sub>F</sub> = 10 mA	_	1.2		mA
Low-Level Supply Current		Output open V <sub>F</sub> = -0.6 to +1.6 V	_	1.4		mA
Notes: 1. VDD = 12 V for 5, 8, and 10 V 2. See "9.Ordering Guide" on page			levices.		·	



Table 1. Electrical Characteristics (Continued)<sup>1</sup> $V_{DD}$  = 12 V or 15 V,  $V_{SS}$  = GND,  $T_A$  = -40 to +125 °C; typical specs at 25 °C.

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Units
Input Reverse Voltage	BV <sub>R</sub>	I <sub>R</sub> = 10 mA. Measured at ANODE with respect to CATHODE.	0.5	_		V
Input Capacitance	C <sub>IN</sub>		_	10	_	pF
VDD Undervoltage Threshold <sup>2</sup>	VDD <sub>UV+</sub>	V <sub>DD</sub> rising				
5 V Threshold		See Figure 9 on page 15.	5.20	5.80	6.30	V
8 V Threshold		See Figure 10 on page 15.	7.50	8.60	9.40	V
10 V Threshold		See Figure 11 on page 15.	9.60	11.1	12.2	V
12.5 V Threshold		See Figure 12 on page 15.	12.4	13.8	14.8	
VDD Undervoltage Threshold <sup>2</sup>	VDD <sub>UV-</sub>	V <sub>DD</sub> falling				
5 V Threshold		See Figure 9 on page 15.	4.90	5.52	6.0	V
8 V Threshold		See Figure 10 on page 15.	7.20	8.10	8.70	V
10 V Threshold		See Figure 11 on page 15.	9.40	10.1	10.9	V
12.5 V Threshold		See Figure 12 on page 15.	11.6	12.8	13.8	
VDD Lockout Hysteresis	VDD <sub>HYS</sub>	UVLO voltage = 5 V		280	_	mV
VDD Lockout Hysteresis	VDD <sub>HYS</sub>	UVLO voltage = 8 V	_	600	—	mV
VDD Lockout Hysteresis	VDD <sub>HYS</sub>	UVLO voltage = 10 V or 12.5 V		1000		mV
AC Specifications	J			1		1
Propagation Delay Time to High Output Level	t <sub>PLH</sub>	C <sub>L</sub> = 200 pF	_	_	60	ns
Propagation Delay Time to Low Output Level	t <sub>PHL</sub>	C <sub>L</sub> = 200 pF	_		40	ns
Output Dies and Fall Time	+ +	(0.5 A), C <sub>L</sub> = 200 pF	_	_	30	200
Output Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>	(2.5 A), C <sub>L</sub> = 200 pF	_	_	20	ns
Device Startup Time	t <sub>START</sub>	Time from $V_{DD} = V_{DD_UV+}$ to $V_O$	_	_	40	μs
Common Mode Transient Immunity	СМТІ	Input ON or OFF V <sub>CM</sub> = 1500 V (see Figure 3)	_	30		kV/µs

1. VDD = 12 V for 5, 8, and 10 V UVLO devices; VDD = 15 V for 12.5 V UVLO devices.

2. See "9.Ordering Guide" on page 22 for more information.



## 2. Test Circuits













Figure 3. Common Mode Transient Immunity Test Circuit



## 3. Regulatory Information

#### Table 2. Regulatory Information\*

#### CSA

The Si822x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 600 V<sub>RMS</sub> basic insulation working voltage.

60950-1: Up to 600  $V_{RMS}$  reinforced insulation working voltage; up to 1000  $V_{RMS}$  basic insulation working voltage.

60601-1: Up to 125 V<sub>RMS</sub> reinforced insulation working voltage; up to 380 V<sub>RMS</sub> basic insulation working voltage. **VDE** 

The Si822x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 891  $V_{peak}$  for basic insulation working voltage.

60950-1: Up to 600  $V_{RMS}$  reinforced insulation working voltage; up to 1000  $V_{RMS}$  basic insulation working voltage.

UL

The Si822x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000  $V_{RMS}$  isolation voltage for basic protection.

\*Note: Regulatory Certifications apply to 2.5 kV<sub>RMS</sub> rated devices which are production tested to 3.0 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 3.75 kV<sub>RMS</sub> rated devices which are production tested to 4.5 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 5.0 kV<sub>RMS</sub> rated devices which are production tested to 6.0 kV<sub>RMS</sub> for 1 sec. For more information, see "9.0rdering Guide" on page 22.



			Val		
Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-8	Unit
Nominal Air Gap (Clearance) <sup>1</sup>	L(IO1)		8.0 min	4.9 min	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(IO2)		8.0 min	4.01 min	mm
Minimum Internal Gap (Internal Clearance)			0.014	0.014	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	V
Erosion Depth	ED		0.040	0.040	mm
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	2.0	1.0	pF
Input Capacitance <sup>3</sup>	Cl		4.0	4.0	pF

#### Table 3. Insulation and Safety-Related Specifications

Notes:

 The values in this table correspond to the nominal creepage and clearance values as detailed in "12.Package Outline: 16-Pin Wide Body SOIC" on page 25, "10.Package Outline: 8-Pin Narrow Body SOIC" on page 23. VDE certifies the clearance and creepage limits as 8.5 mm minimum for the WB SOIC-16 package and 4.7 mm minimum for the NB SOIC-8 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-8 and 7.6 mm minimum for the WB SOIC-16 package.

To determine resistance and capacitance, the Si822x is converted into a 2-terminal device. Pins 1–8 (1–4, NB SOIC-8) are shorted together to form the first terminal and pins 9–16 (5–8, NB SOIC-8) are shorted together to form the second terminal. The parameters are then measured between these two terminals.

3. Measured from input pin to ground.



#### Table 4. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Conditions	Specification		
Farameter	Test Conditions	NB SOIC8	WB SOIC 16	
Basic Isolation Group	Material Group	I	I	
	Rated Mains Voltages $\leq$ 150 V <sub>RMS</sub>	I-IV	I-IV	
Installation Obsertion	Rated Mains Voltages <u>≤</u> 300 V <sub>RMS</sub>	I-III	I-IV	
Installation Classification	Rated Mains Voltages ≤ 400 V <sub>RMS</sub>	1-11	1-111	
	Rated Mains Voltages $\leq 600 \text{ V}_{RMS}$	1-11	1-111	

#### Table 5. IEC 60747-5-2 Insulation Characteristics for Si822xxC\*

			Chara		
Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-8	Unit
Maximum Working Insulation Voltage	V <sub>IORM</sub>		891	560	V peak
Input to Output Test Voltage	V <sub>PR</sub>	Method b1 (V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test, t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC)	1671	1050	V peak
Highest Allowable Overvoltage (Transient Overvoltage, t <sub>TR</sub> = 60 sec)	V <sub>TR</sub>		6000	4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	2	
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	R <sub>S</sub>		>10 <sup>9</sup>	>10 <sup>9</sup>	Ω
		al isolation only within the safety limit 2x provides a climate classification of 4		nce of the safet	y data is



#### Table 6. IEC Safety Limiting Values<sup>1</sup>

Parameter	Symbol	Test Condition Max		Test Condition		Unit			
Farameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-8	Unit				
Case Temperature	Τ <sub>S</sub>		150	150	°C				
Safety Input, Output, or Supply Current	I <sub>S</sub>	θ <sub>JA</sub> = 140 °C/W (NB SOIC-8), 100 °C (WB SOIC-16), V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	50	40	mA				
Device Power Dissipation <sup>2</sup>	PD		1.2	1.2	W				

#### **Table 7. Thermal Characteristics**

Parameter	Parameter Symbol		Тур		
Falameter	Symbol	WB SOIC-16	NB SOIC-8	Unit	
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	100	140	°C/W	



Figure 4. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2





Figure 5. (NB SOIC-8) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

#### Table 8. Absolute Maximum Ratings<sup>1</sup>

Parameter	Conditions	Min	Тур	Max	Units
Storage Temperature <sup>2</sup>	T <sub>STG</sub>	-65	—	+150	°C
Operating Temperature		-40	_	+125	°C
Output Supply Voltage	V <sub>DD</sub>	-0.6		30	V
Output Voltage	V <sub>O</sub>	-0.5		$V_{DD}$ + 0.5	V
Output Current Drive	Ι <sub>Ο</sub>	_	_	10	mA
Input Current	IF <sub>(AVG)</sub>	-100		30	mA
Lead Solder Temperature (10 s)		_		260	°C
Maximum Isolation Voltage (1 s) NB SOIC-8		_	—	4250	V <sub>RMS</sub>
Maximum Isolation Voltage (1 s) WB SOIC-16		_	_	6500	V <sub>RMS</sub>

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions specified in the operational sections of this data sheet.

2. VDE certifies storage temperature from -40 to 150 °C.



## 4. Functional Description

#### 4.1. Theory of Operation

The Si8220/21 is a functional upgrade for popular opto-isolated drivers, such as the Avago HPCL-3120, HPCL-0302, Toshiba TLP350, and others. The operation of an Si8220/21 channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for the Si8220/21 is shown in Figure 6.





A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 7 for more details.



Figure 7. Modulation Scheme



## 5. Technical Description

### 5.1. Device Behavior

Truth tables for the Si8220/21 are summarized in Table 9.

Cathode	Anode	Diode Current (I <sub>F</sub> )	V <sub>DD</sub>	VO	Comments			
Х	Х	Х	< UVLO	L	Device turned off			
Hi-Z	Х	0	> UVLO	L	Logic low state			
Х	Hi-Z	0	> UVLO	L	Logic low state			
GND	GND	0	> UVLO	L	Logic low state			
VF	VF	0	> UVLO	L	Logic low state			
GND1	VF	< I <sub>F(OFF</sub>	> UVLO	L	Logic low state			
GND1	GND1 VF $\geq I_{F(OFF)}$ > UVLO H Logic high state							
Note: "X" = don't care. This truth table assumes VDD is powered. If VDD is below UVLO, see "5.3.Under Voltage Lockout (UVLO)" on page 15 for more information.								

#### Table 9. Si8220/21 Truth Table Summary

#### 5.2. Device Startup

Output V<sub>O</sub> is held low during power-up until V<sub>DD</sub> rises above the UVLO+ threshold for a minimum time period of  $t_{\text{START}}$ . Following this, the output is high when the current flowing from anode to cathode is > I<sub>F(ON)</sub>. Device startup, normal operation, and shutdown behavior is shown in Figure 8.



Figure 8. Si8220/21 Operating Behavior ( $I_F \ge I_{F(MIN)}$  when  $V_F \ge V_{F(MIN)}$ )



### 5.3. Under Voltage Lockout (UVLO)

The UVLO circuit unconditionally drives V<sub>O</sub> low when V<sub>DD</sub> is below the lockout threshold. Referring to Figures 9 through 12, upon power up, the Si8220/21 is maintained in UVLO until VDD rises above VDD<sub>UV+</sub>. During power down, the Si8220/21 enters UVLO when VDD falls below the UVLO threshold plus hysteresis (i.e., VDD  $\leq$  VDD<sub>UV+</sub> – VDD<sub>HYS</sub>).









## 6. Applications

#### 6.1. Power Supply Connections

 $V_{SS}$  can be biased at, above, or below ground as long as the voltage on  $V_{DD}$  with respect to  $V_{SS}$  is a maximum of 24 V.  $V_{DD}$  decoupling capacitors should be placed as close to the package pins as possible. The optimum values for these capacitors depend on load current and the distance between the chip and its power source. It is recommended that 0.1 and 10  $\mu F$  bypass capacitors be used to reduce high-frequency noise and maximize performance.

#### 6.2. Layout Considerations

It is most important to minimize ringing in the drive path and noise on the  $V_{DD}$  lines. Care must be taken to minimize parasitic inductance in these paths by locating the Si8220/21 as close to the device it is driving as possible. In addition, the  $V_{DD}$  supply and ground trace paths must be kept short. For this reason, the use of power and ground planes is highly recommended. A split ground plane system having separate ground and  $V_{DD}$  planes for power devices and small signal components provides the best overall noise performance.

#### 6.3. Power Dissipation Considerations

Proper system design must assure that the Si8220/21 operates within safe thermal limits across the entire load range. The Si8220/21 total power dissipation is the sum of the power dissipated by bias supply current, internal switching losses, and power delivered to the load, as shown in Equation 1.

$$P_{D} = (V_{F})(I_{F})(\text{Duty Cycle}) + (V_{DD})(I_{QOUT}) + (C_{int})(V_{DD}^{2})(F) + (C_{L})(V_{DD}^{2})(F)$$

where:

 $\mathbf{P}_{\mathrm{D}}$  is the total Si8220 device power dissipation (W)

I<sub>F</sub> is the diode current (20 mA max)

V<sub>F</sub> is the diode anode voltage (2.8 V max)

 $I_{QOUT}$  is the driver maximum bias curent (5 mA)

C<sub>int</sub> is the internal parasitic capacitance (370 pF)

 $V_{\text{DD}}$  is the driver-side supply voltage (24 V max)

F is the switching frequency (Hz)

#### Equation 1.

The maximum allowable power dissipation for the Si8220/21 is a function of the package thermal resistance, ambient temperature, and maximum allowable junction temperature, as shown in Equation 2.

$$P_{Dmax} \le \frac{T_{jmax} - T_A}{\theta_{ja}}$$
  
where:

P<sub>Dmax</sub> is the maximum allowable Si8220/21 power dissipation (W)

T<sub>imax</sub> is the Si8220/21 maximum junction temperature (150 °C)

 ${\rm T}_{\rm A}$  is the ambient temperature (°C)

 $\theta_{ia}$  is the Si8220/21 package junction-to-air thermal resistance (125 °C/W)

#### Equation 2.

Substituting values for  $P_{Dmax}$   $T_{jmax}$ ,  $T_A$ , and  $\theta_{ja}$  into Equation 2 results in a maximum allowable total power dissipation of 1.0 W. The maximum allowable load is found by substituting this limit and the appropriate datasheet values from Table 1 on page 4 into Equation 1 and simplifying. The result is Equation 3, where  $V_F = 2.8$  V,  $I_F = 10$  mA, and  $V_{DD} = 18$  V.



$$C_{L(max)} = \frac{1.35 \times 10^{-3}}{F} - 1.85 \times 10^{-10}$$

where:

 $C_{L(max)}$  is the maximum load (pF) allowable at switching frequency F

#### Equation 3.

A graph of Equation 3 is shown in Figure 13. Each point along the load line in this graph represents the package dissipation-limited value of C<sub>L</sub> for the corresponding switching frequency.



Figure 13. Maximum Load vs. Switching Frequency

#### 6.4. Input Circuit Design

Opto driver manufacturers typically recommend the circuits shown in Figures 14 and 15. These circuits are specifically designed to improve opto-coupler input common-mode rejection and increase noise immunity.



Figure 14. Opto Driver Input Circuit





#### Figure 15. High CMR Opto Driver Input Circuit

The optically-coupled driver circuit of Figure 14 turns the LED on when the control input is high. However, internal capacitive coupling from the LED to the power and ground conductors can momentarily force the LED into its off state when the anode and cathode inputs are subjected to a high common-mode transient. The circuit shown in Figure 15 addresses this issue by using a value of R1 sufficiently low to overdrive the LED, ensuring it remains on during an input common-mode transient. Q1 shorts the LED off in the low output state, again increasing common-mode transient immunity. Some opto driver applications also recommend reverse-biasing the LED when the control input is off to prevent coupled noise from energizing the LED.

The Si8220/21 can be used with the input circuits shown in Figures 14 and 15; however, some applications will require increasing the value of R1 in order to limit I<sub>F</sub> to a maximum of 20 mA. The Si8220/21 propagation delay and output drive do not change for values of I<sub>F</sub> between I<sub>F(MIN)</sub> and I<sub>F(MAX)</sub>. New designs should consider the input circuit configurations of Figure 16, which are more efficient than those of Figures 14 and 15. As shown, S1 represents any suitable switch, such as a BJT or MOSFET, analog transmission gate, processor I/O, etc. Also, note that the Si8220/21 input can be driven from the I/O port of any MCU or FPGA capable of sourcing a minimum of 5 mA (see Figure 16C).



Figure 16. Si8220/21 Other Input Circuit Configurations



# 6.5. Parametric Differences between Si8220/21 and HCPL-0302 and HCPL-3120 Opto Drivers

The Si8220/21 is designed to directly replace HCPL-3120 and similar opto drivers. Parametric differences are summarized in Table 10 below.

Parameter	Si8220	HCPL-3120	Units
Max supply voltage	24	30	V
ON state forward input current	5 to 20	7 to 16	mA
OFF state input voltage	-0.6 to +1.6	-0.3 to +0.8	V
Max reverse input voltage	0.5	-5	V
UVLO threshold (rising)	5.8 to 13.8	11.0 to 13.5	V
UVLO threshold (falling)	5.5 to 12.8	9.7 to 12.0	V
UVLO hysteresis	0.28 to 1	1.6	V
Rise/fall time into 10 $\Omega$ in series with 10 nF	20	100	ns

#### Table 10. Parametric Differences of Si8220 vs. HCPL-3120

#### Table 11. Parametric Differences of Si8221 vs. HCPL-0302

Parameter	Si8221	HCPL-0302	Units
Max supply voltage	24	30	V
ON state forward input current	5 to 20	7 to 16	mA
OFF state input voltage	-0.6 to +1.6	-0.3 to +0.8	V
Max reverse input voltage	0.5	-5	V
UVLO threshold (rising)	5.8 to 13.8	11.0 to 13.5	V
UVLO threshold (falling)	5.5 to 12.8	9.7 to 12.0	V
UVLO hysteresis	0.28 to 1	1.6	V
Rise/fall time into 10 $\Omega$ in series with 10 nF	20	100	ns

#### 6.5.1. Supply Voltage and UVLO

The supply voltage of the Si8220/21 is limited to 24 V, and the UVLO voltage thresholds are scaled accordingly. Opto replacement applications should limit their supply voltages to 24 V or less.

#### 6.5.2. Input Diode Differences

The Si8220/21 input circuit requires less current and has twice the off-state noise margin compared to opto drivers. However, high CMR opto driver designs that overdrive the LED (see Figure 15) may require increasing the value of R1 to limit input current to 20 mA max. In addition, there is no benefit in driving the Si8220/21 input diode into reverse bias when in the off state. Consequently, opto driver circuits using this technique should either leave the negative bias circuitry unpopulated or modify the circuitry (e.g. add a clamp diode) to ensure that the anode pin of the Si8220/21 is no more than -0.8 V with respect to the cathode when reverse-biased.



## 7. Pin Descriptions (Narrow-Body SOIC)



#### Figure 17. Pin Configuration

#### Table 12. Pin Descriptions (Narrow-Body SOIC)

Pin	Name	Description		
1	NC	No connect.		
2	ANODE	Anode of LED emulator. $V_{\rm O}$ follows the signal applied to this input with respect to the CATHODE input.		
3	CATHODE	Cathode of LED emulator. $V_O$ follows the signal applied to ANODE with respect to this input.		
4	NC	No connect.		
5	V <sub>SS</sub>	External MOSFET source connection and ground reference for $V_{DD}$ . This terminal is typically connected to ground but may be tied to a negative or positive voltage.		
6	V <sub>O</sub>	Output signal. Pins 6 and 7 are connected together internally.		
7	V <sub>O</sub>	Output signal. Pins 6 and 7 are connected together internally.		
8	V <sub>DD</sub>	Output-side power supply input referenced to V <sub>SS</sub> (24 V max).		
*Note:	Note: No Connect. These pins are not internally connected.			



## 8. Pin Descriptions (Wide-Body SOIC)



Table 13. Pin Descriptions (V	Wide-Body SOIC)
-------------------------------	-----------------

Pin	Name	Description		
1,7	CATHODE	Cathode of LED emulator. $V_O$ follows the signal applied to ANODE with respect to this input.		
2,3,5,6,8, 10,11,12, 14	NC*	No connect.		
4	ANODE	Anode of LED emulator. $V_O$ follows the signal applied to this input with respect to the CATHODE input.		
9,16	V <sub>SS</sub>	External MOSFET source connection and ground reference for V <sub>DD</sub> . This terminal is typically connected to ground but may be tied to a negative or positive voltage.		
13	V <sub>O</sub>	Output signal.		
15	V <sub>DD</sub>	Output-side power supply input referenced to V <sub>SS</sub> (24 V max).		
*Note: No C	Note: No Connect. These pins are not internally connected.			



## 9. Ordering Guide

	Ordering Options					
New Ordering Part Number (OPN)	Input Configuration	Peak Output Current (Cross Reference)	UVLO Voltage	Insulation Rating	Temp Range	Pkg Type
Si8220BB-A-IS	Opto input	2.5 A (HCPL-3120)	8 V default	2.5 kVrms	–40 to +125 °C	SOIC-8
Si8220CB-A-IS	Opto input	2.5 A (HCPL-3120)	10 V	2.5 kVrms	–40 to +125 °C	SOIC-8
Si8220DB-A-IS	Opto input	2.5 A (HCPL-3120)	12.5 V	2.5 kVrms	–40 to +125 °C	SOIC-8
Si8220BD-A-IS	Opto input	2.5 A (HCPL-3120)	8 V default	5.0 kVrms	–40 to +125 °C	WB SOIC-16
Si8220CD-A-IS	Opto input	2.5 A (HCPL-3120)	10 V	5.0 kVrms	–40 to +125 °C	WB SOIC-16
Si8220DD-A-IS	Opto input	2.5 A (HCPL-3120)	12.5 V	5.0 kVrms	–40 to +125 °C	WB SOIC-16
Si8221CC-A-IS	Opto input	0.5 A (HCPL-0302)	10 V	3.75 kVrms	–40 to +125 °C	SOIC-8
Si8221DC-A-IS	Opto input	0.5 A (HCPL-0302)	12.5 V	3.75 kVrms	–40 to +125 °C	SOIC-8

#### Table 14. Si8220/21 Ordering Guide\*

\*Note: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

Moisture sensitivity level is MSL2A for wide-body SOIC-16 packages.

Moisture sensitivity level is MSL2A for narrow-body SOIC-8 packages.

"Si" and "SI" are used interchangeably.



## 10. Package Outline: 8-Pin Narrow Body SOIC

Figure 18 illustrates the package details for the Si822x. Table 15 lists the values for the dimensions shown in the illustration.





Symbol	Millimeters		
Symbol	Min	Max	
А	1.35	1.75	
A1	0.10	0.25	
A2	1.40 REF	1.55 REF	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
Е	3.80	4.00	
е	1.27 BSC		
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
x	0°	8°	

#### Table 15. Package Diagram Dimensions



## 11. Land Pattern: 8-Pin Narrow Body SOIC

Figure 19 illustrates the recommended land pattern details for the Si822x in an 8-pin narrow-body SOIC. Table 16 lists the values for the dimensions shown in the illustration.



Figure 19. PCB Land Pattern: 8-Pin Narrow Body SOIC

Dimension	Feature	(mm)		
C1	Pad Column Spacing	5.40		
E	Pad Row Pitch	1.27		
X1	Pad Width	0.60		
Y1	Pad Length	1.55		
<ul> <li>Notes:</li> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card</li> </ul>				

fabrication tolerance of 0.05 mm is assumed.



## 12. Package Outline: 16-Pin Wide Body SOIC

Figure 20 illustrates the package details for the Si822x Digital Isolator. Table 17 lists the values for the dimensions shown in the illustration.



Figure 20. 16-Pin Wide Body SOIC



Dimension	Min	Мах
А	_	2.65
A1	0.10	0.30
A2	2.05	_
b	0.31	0.51
С	0.20	0.33
D	10	.30 BSC
E	10	.30 BSC
E1	7.	50 BSC
е	1.	27 BSC
L	0.40	1.27
h	0.25	0.75
θ	0°	8°
aaa	_	0.10
bbb	—	0.33
CCC	_	0.10
ddd	—	0.25
eee	_	0.10
fff		0.20
2. Dimensioning and	d Tolerancing per ANSI	(mm) unless otherwise note Y14.5M-1994. e MS-013. Variation AA.

Table 17. Package Diagram Dimensions

This drawing conforms to JEDEC Outline MS-013, Variation AA.
 Recommended reflow profile per JEDEC J-STD-020C specification for

small body, lead-free components.



## 13. Land Pattern: 16-Pin Wide-Body SOIC

Figure 21 illustrates the recommended land pattern details for the Si822x in a 16-pin wide-body SOIC. Table 18 lists the values for the dimensions shown in the illustration.



#### Figure 21. 16-Pin SOIC Land Pattern

#### Table 18. 16-Pin Wide Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)	
C1	Pad Column Spacing	9.40	
E	Pad Row Pitch	1.27	
X1	Pad Width	0.60	
Y1	Pad Length	1.90	
<ul> <li>Notes:</li> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ul>			



## 14. Top Marking: 16-Pin Wide Body SOIC



#### Figure 22. 16-Pin Wide Body SOIC Top Marking

#### Table 19. 16-Pin Wide Body SOIC Top Marking Explanation

Line 1 Marking:	Base Part Number Ordering Options See Ordering Guide for more information.	Si82 = ISOdriver product series C = Input configuration 2 = Opto input type I = Peak output current 0 = 2.5A; 1 = 0.5A U = UVLO level A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating A = 1 kV; B = 2.5 kV; C = 3.75 kV D = 5.0 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.
Lino 2 Marking	Circle = 1.5 mm Diameter (Center Justified)	"e4" Pb-Free Symbol
Line 3 Marking:	Country of Origin ISO Code Abbreviation	TW = Taiwan



## 15. Top Marking: 8-Pin Narrow Body SOIC



#### Figure 23. 8-Pin Narrow Body SOIC Top Marking

#### Table 20. 8-Pin Narrow Body SOIC Top Marking Explanations

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information)	Si82 = ISOdriver product series C = Input configuration 2 = Opto input type I = Peak output current 0 = 2.5 A; 1 = 0.5 A U = UVLO level A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating A = 1 = kV; B = 2.5 = kV; C = 3.75 kV D = 5.0 kV
Line 2 Marking:	ттттт	Manufacturing date code assigned by assembly con- tractor.
Line 3 Marking:	Circle = 1.1 mm Diameter Left-Justified	"e4" Pb-Free Symbol



## **DOCUMENT CHANGE LIST**

#### Revision 0.22 to Revision 1.0

- Updated Tables 2, 3, 4, and 5.
- Updated "9. Ordering Guide".
- Added Device Marking sections.

#### **Revision 1.0 to Revision 1.1**

- Updated Table 5 on page 10.
- Updated Table 8 on page 12.
- Removed introductory text and Figure 17.
- Changed all packages to MSL2A in "9.Ordering Guide" on page 22.
- Updated "12.Package Outline: 16-Pin Wide Body SOIC" on page 25.

#### **Revision 1.1 to Revision 1.2**

- Updated CMTI spec in Table 1 on page 4.
- Updated Figure 1 on page 6.
- Updated Figure 2 on page 6.
- Added Figure 3 on page 7.
- Updated Table 5 on page 10.
- Added note to Table 14 on page 22.



NOTES:



## **CONTACT INFORMATION**

#### Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

#### **Patent Notice**

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

