MotorComm YT8511C YT8511H

Datasheet

INTEGRATED 10/100/1000 GIGAL IT ET L'ERNET TRANSCEIVER

REV V1.09



Revision History

Revision	Release Date	Summary
0.1		Draft
1.0	2019/07/15	Update register
1.01	2019/8/1	Modify power related pins description
1.02	2019/10/09	Modify Pin description mistakes
1.03	2019/12/06	Update Register table
1.04	2019/12/24	Update LED related Register
1.05	2020/01/13	Modify Pin description Update power on sequence Update Power consumption
1.06	2020/02/13	Modify clock register ext reg 0x0c
1.07	2020/02/18	
1.08	2020/03/09	Modify the a fault value of extended register \(\frac{1}{2} \) (37, 0x80, 0xb8, (\(\frac{1}{2} \) (b9. \(\frac{1}{2} \) (a, 0x\(\frac{1}{2} \) (b) (b) (b) (c) (a) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c
1.09	2020/03/10	Official Release



CONTENT

1.	General Description	8
	TARGET APPLICATIONS	8
2.	Feature	9
3.	PIN assigment	9
	QFN40 5x5mm	9
	3.2 Pin Descriptions	10
	MDI	11
	RGMII	11
	Management Interface and Interrupt	11
	LED	11
	System Signal Group/Reference	12
	Power	12
3	Function Description	14
	Application Diagram	14
	1000BASE-T/100Base-Tx/10Base-Te application	
	Hyper range HR-100 4 pair application	
	Transmit Functions	15
	Transmit Encoder Modes Encoder Mod. Des aption	15
	Receive Functions	15
	Receive Decoder Modes	15
	Hyper range	15
	Echo Canceller	16
	NEXT Canceller	16
	Baseline Vander Canceller	16
	Digital Adaptive Equalizer	16
	Management interface	17



LDS (Link discovey signaling)		Auto-Negoitation	17
EEE		LDS (Link discovey signaling)	18
A Operational Description		Polarity detection and auto correction	18
Reset		EEE	18
PHY Address	1	Operational Description	19
RGMII 2 RGMII 2 Loopback mode. 2 Digital Loopback 2 External loopback 2 Remote PHY loopback 2 Master-slave configuration 2 LED 2 Auto Negotiation 2 Power Supplies 2 Register Overview 2 MII Management Interface Clause 22 Register Programmin. 2 PHY MII regisiter 2 Phy MII 00h: Basic control register 1000 2 Phy MII 01h: Basic status register 2 000 2 Phy MII 02h: PHY ide register 1 002 2 Phy MII 03h: PHY ic ntification register 2 003 2 Phy MII 04: Auto-Negotiation advertisement 0x04 3 Phy MII 05h: Auto-Negotiation expansion register 0x06 3		Reset	19
RGMII Loopback mode		PHY Address	19
Loopback mode		RGMII interface	20
Digital Loopback External loopback Remote PHY loopback Auto Negotiation 2 Auto Negotiation 2 Power Supplies 3 Register Overview MII Management Interface Clause 22 Register Programmin PHY MII regisiter Phy MII 00h: Basic control register 1x00 Phy MII 01h: Basic status register 1x00 Phy MII 02h: PHY ide register 1x00 Phy MII 03h: PHY ice ntification register 2 0x03 Phy MII 04: Auto-Negotiation advertisement 0x04 Phy 'III 05h: Auc-Negotiation link partner ability 0x05 Phy MII 05h: Auc-Negotiation expansion register 0x06		RGMII	20
External loopback Remote PHY loopback Master-slave configuration LED Auto Negotiation Power Supplies Register Overview MII Management Interface Clause 22 Register Programmin PHY MII regisiter Phy MII 00h: Basic control register 1x00 Phy MII 01h: Basic status register 1x01 Phy MII 02h: PHY ide register 1 x02 Phy MII 03h: PHY ide ntification register 2 x03 Phy MII 04h: Auto-Negotiation advertisement 0x04 Phy III 05h: Auto-Negotiation link partner ability 0x05 Phy Mil 05h: Auto-Negotiation expansion register 0x06		Loopback mode	20
Remote PHY loopback		Digital Loopback	20
Master-slave configuration		External loopback	21
LED		Remote PHY loopback	22
Auto Negotiation		Master-slave configuration	22
Power Supplies		LED.	22
MII Management Interface Clause 22 Register Programmin			
MII Management Interface Clause 22 Register Programmin		Power Supplies.	24
MII Management Interface Clause 22 Register Programmin, 22 PHY MII regisiter 22 Phy MII 00h: Basic control register 1x00	5		
Phy MII ooh: Basic control register 0x00			
Phy MII 01h: Basic status register 0x01			
Phy MII 02h: PHY ide "catic register 1 0x02		Phy MII 00h: Basic control register)x00	26
Phy MII 03h: PHY ic. ntification register 20x03		Phy MII 01h: Basic status register 0 x 0_{1}	27
Phy MII 041 Auto-N gotiation advertisement 0x04		Phy MII 02h: PHY idecatic register 1 0x02	29
Phy MI 05h: Auto-Negotiation link partner ability 0x05		Phy MII 03h: PHY ic ntification register 0x03	29
Phy Mr. 96b Auto-Negotiation expansion register 0x06		Phy MII 041 Auto-N gotiation advertisement 0x04	30
		Phy Mr. O6b. Auto-Negotiation expansion register 0x06	36
,		Phy MII 07h: Auto-Negotiation NEXT Page register 0x07	



Phy MII Osn: Auto-Negotiation link partner Received NEXT Page register 0x08	31
Phy MII 09h: MASTER-SLAVE control register 0x09	38
Phy MII 0Ah: MASTER-SLAVE status register 0x0A	41
Phy MII 0Dh: MMD access control register 0x0D	42
Phy MII 0Eh: MMD access data register 0x0E	43
Phy MII 0Fh: Extended status register 0x0F	43
Phy MII 10h: PHY specific function control register	44
Phy MII 11h: PHY specific status register 0x11	45
Phy MII 12h: Interrupt Mask Register 0x12	47
Phy MII 13h: Interrupt Mask Register 0x13	48
Phy MII 14h: Speed Auto Downgrade Control Register 0x14	49
Phy MII 15h: Rx Error Counter Register 0x15	50
Phy MII 1Eh: Debug Register's Address Offset Register 0x1E	50
Phy MII 1Fh: Debug Register's Data Register	51
PHY EXTENDED register	52
Phy EXT 00h: MS config debug Register 0x00	
Phy EXT 04h: Manual EEE Ability Register 0x04	52
Phy EXT 09h: 100BT Extra Test Mode Register 0x0′	
Phy EXT 0Ah: 10BT Debug, LPBKs Register O-OA	53
Phy EXT 0Ch: Phy clock gating Region of 0x C	54
Phy EXT 0Dh: Delay and driver str ngth c1 Register 0x0D	55
Phy EXT 27h: Sleep Con 21 0x. 7	56
Phy EXT 2Dh: EEE 16.27 W ke Error Timer 0x2D	56
Phy EXT 2Eh: EEE 1 10BT Wake Error Timer 0x2E	57
Phy EXT 3(1: EEE Cuite Timer Th 0x30	57
Phy XT 34h: ELL Control2 0x34	57
Phy EX 7.361. EEE 100BT Control2 0x36	57
Phy EXT 37h: EEE 100BT Control3 0x37	58



Phy EXT 38h: pkgen cfg1 0x38	59
Phy EXT 80h: vct_cfg0 0x80	60
Phy EXT 81h: vct_cfg1 0x81	60
Phy EXT 82h: vct_cfg2 0x82	61
Phy EXT 83h: vct_cfg3 0x83	61
Phy EXT 84h: vct_mon0 0x84	62
Phy EXT 85h: vct_mon1 0x85	62
Phy EXT 86h: vct_mon2 0x86	62
Phy EXT 87h: vct_mon3 0x87	63
Phy EXT 88h: vct_mon4 0x88	63
Phy EXT 89h: vct_mon5 0x89	63
Phy EXT 8Ah: vct_mon6 0x8A	63
Phy EXT 8Bh: vct_mon7 0x8B	63
Phy EXT 8Ch: vct_mon8 0x8C	63
Phy EXT 8Dh: vct_mon9 0x8D	64
Phy EXT 8Eh: vct_monA 0x8E	64
Phy EXT 8Fh: vct_monB 0x8F	64
Phy EXT 90h: vct_monC 0x90	64
Phy EXT 91h: vct_monD 0x91	64
Phy EXT 92h: vct_monE 0x92	65
Phy EXT 93h: vct_monF 0x ^o 3	65
Phy EXT 94h: vct_mon1 0.94	65
Phy EXT 95h: vct_cfs 95	65
Phy EXT 96h: vct_c1 5 0x96	66
Phy EXT 91 1: vct_c1 6 0x97	66
Phy LXT 98h: vccfg7 0x98	66
Phy Ex 7001 vct_cfg8 0x99	66
EXT B7h: LED General Control	67

6



EXT B8h: LED1 Control	68
EXT B9h: LED2 Control	70
EXT BAh: LED Blink Control	71
EXT BBh: LED3 Control	72
PHY MMD1	74
Phy MMD1 00h: PMA/PMD control 1 register 0x00	74
Phy MMD1 05h: PMA/PMD devices in package 0x05	74
Phy MMD1 08h: PMA/PMD status 2 register 0x08	74
PHY MMD3	75
Phy MMD3 00h: PCS control 1 register 0x00	75
Phy MMD3 01h: PCS status 1 register 0x01	75
Phy MMD3 05h: PCS devices in package register 0x05	76
Phy MMD3 08h: PCS devices in package register 0x08	77
Phy MMD3 14h: EEE control and capability register 0x14	77
Phy MMD3 16h: EEE wake error counter 0x16	77
PHY MMD7	78
Phy MMD7 00h: AN Control Register 0x00	78
Phy MMD7 01h: AN Status Register 0x01	78
Phy MMD7 05h: AN devices in package Register 0x0.	78
Phy MMD7 3Ch: Local Device EEE : bility 0x5C	79
Phy MMD7 3Dh: Link Partner EEF Ability `x3D	79
Timing and AC Characteristic	81
Power ON sequence	81
RGMII Characteristics	81
RGMII Timing w o delay.	82
RGMII Tir ring with Internal delay	83
MDIO	83
Crystal Requirement	84



	Oscillator/External Clock Requirement	. 84
7	Power Requirements	. 85
	Power Requirement	. 85
	Power consumption (Typical)	. 86
8	Mechanical and Thermal	. 87
	RoHS-Compliant Packaging	. 87
9	Mechanical Information	. 88
10	Ordering Information	٩n





1. GENERAL DESCRIPTION

The MotorComm YT8511C YT8511H is a triple-speed 10/100/1000BASE-T Gigabit Ethernet (GbE) Ethernet physical layer transceiver (PHY). Ideally suited for a wide range of industry applications, it is manufactured using a standard digital CMOS process and contains all the active circuitry required to implement the physical layer functions to transmit and receive data on a on Category 5 unshielded twisted-pair (UTP) cabling.

Based on cutting-edge DSP technology, combing adaptive equalizers, echo canceller, phase-locked, ADCs, phase-locked loops, line drivers, encoders/decoders, echo cancelers and all other required support circuitry at a Gigabit data rate to achieve robust performance and exceed automotive electromagnetic interference (EMI) requirements in severe environments with very low power dissipation.

The YT8511C YT8511H is designed to be fully compliant with RGMII interface specifications, allowing compatibility with standard Ethernet media access controllers (MACs) and switch controllers.

The YT8511 delivers the most comprehensive technology solution required by industry operating temperature.

TARGET APPLICATIONS

- HDTV
- Gaming machines
- IP Cameras
- Printers
- LED wall



2. FEATURE


- 10BASE-Te/100BASE-Tx/1000 BASE-T IEEE 802.3 compliant
- HYPER Range Supported, 4 pair HR-100 mode, enhance 100Mbps distance more than 400 meter
- Supports 1000 BASE-T PCS and autonegotiation with next page support
 Supports RGMII interface to MAC devices with a broad I/O voltage level options 2.5V and is compatible with 3.3V I/O.
- RGMII timing modes support internal delay and external delay on Rx path
- Error-free operation up to 120 meters of CAT5e cable.

- Supports Wake-on-LAN (WoL) to detect magic packet and notify the sleeping system to wake up
- Robust Cable Discharge Event (CDE)
- Jumbo Frame support up to 10KB (full duplex)
- All digital baseline wander correction Automatic channel swap (ACS)
- Automatic MDI/MDIX crossover
- Automatic polarity correction
- IEE<mark>E 802.3</mark>u com<mark>plian</mark>t Auto-Negotiation
- Software programmable LED modes
- Multiple Loopback nodes for diagnostics



3. PIN ASSIGMENT

QFN40 5X5MM





3.2 PIN DESCRIPTIONS

- \bullet I = Input
- \bullet O = Output
- I/O = Bidirectional
- OD = Open-drain output
- OT = Tristateable signal
- \bullet B = Bias
- PU = Internal pull-up
- PD = Internal pull-down
- SOR = Sample on reset
- CS = Continuously sampled
- ST = Schmitt trigger
- XT = Crystal inputs/outputs pin type
- D = Digital pin type
- G = RGMII pin type
- A = Analog pin type



Symbol	Pin	Туре	Description	
MDI		V1		
TRXP0,	9	IA,	Media-dependent interface 0, 100Ω transmission line	
TRXN0	10	OA	Wedia-dependent interface o, 100s2 transmission line	
TRXP1,	12,	IA,	Media-dependent interface 1, 100Ω transmission line	
TRXN1	13	OA	Wedia-dependent interface 1, 100s2 transmission inte	
TRXP2,	15,	IA,	Media-dependent interface 2, 100Ω transmission line	
TRXN2	16	OA	rectia dependent interface 2, 100s2 transmission inte	
TRXP3,	18,	IA,	Media-dependent interface 3, 100Ω transmission line	
TRXN3	19	OA	Trouble deposition internation of 10022 transmission into	
RGMII				
GTX_CLK	33	I, PD	RGMII transmit clock, 125/25/2.5 MHz digital. Adding a 22ohm	
		1,12	damping resistor is recommended for EMI design near MAC	
			side.	
RX_CLK	31	I/O,	125MHz digital, adding a 220hm damping resistor is	
		PD	recommended for EMI design near PHY side.	
RX_DV	30	I/O,	RGMII receive data valid	
		PD		
RXD[0]	29	I/O,	RGMII received data 0	
		PD		
RXD[1]	28	I/O,	RGMII received data 1	
		PD		
RXD[2]	26	I/O,	RGMII received data 2	
		PD	X	
RXD[3]	25	I/O,	RGMII received data 3	
		PD		
TX_EN	32	I, PD	RGMII transmit enable	
TXD[0]	34	I, PD	RGMII transmit ata 0	
TXD[1]	35	I, PD	RGMII tran. mit c 'a 1	
TXD[2]	36	I, PD	RGMII t ansmi. 1ata 2	
TXD[3]	37	I, PD	RGMII ti nsmit c ata 3	
MANAGEMENT INTERFACE AND . VTERRUPT				
MDC	40	I, PV	Man. rement data clock reference	
MDIO	39	I/C D,	M. agement data, pull-up resistor to 3.3V/2.5V	
		- 1		
INT	20	I/O,),	Interrupt Signal to System; default OD-gate, needs an external	
		PD	pull up resistor	
LED				





POWFF	$\sim \sim 10$	ctd	וממי	NIC
$P \cup J \lor \lor F \vdash F$.) I K F	1771	$\Gamma \cup \Gamma \cup \Gamma$

PHY Pin	PHY Core Config	Description	Default
RXD0	PHYADDRESS0	LED_ACT, RXD[1:0] sets the lower three bits of the	
		physical address. The upper two bits of the physical address	
		are set to the default, "00"	
RXD1	PHYADDRESS1	LED_ACT, RXD[1:0] sets the lower three bits of the	0
		physical address. The upper two bits of the physical address	
		are set to the default, "00"	
LED_ACT	PHYADDRESS2	LED_ACT, RXD[1:0] sets the lower three bits of the	1
		physical address. The upper two bits of the physical address	
		are set to the default, "00"	
RX_DV	RGMII IO power	0= RGMII IO 3.3V	0
	selection	1= RGMII IO 2.5V	
RXD2	PLLON selection	0= PLL off in hibernation when cable unplugged	
	, A	1= PLL on in hibernation when cable unplugged	
LED_1000	TEST Mode	0=Test Mode only for internal use	1
		1=N <mark>ormal M</mark> ode, M <mark>ust ext</mark> ernal pull up	
RXD3	Low Power Mode	0= Force Low Power mode for shorter cable application	0
	selection	1= Normal cable application	
LED_10_100	RXC delay enable	0= RXC delay disable	1
		1= RXC delay enable	
RX_CLK	clk 2 <mark>5m</mark> disable	0= clk 25m output enable	0
		1= clk 25m output disable	

NOTE: 0=Pull-down, 1=Pull-up



3 FUNCTION DESCRIPTION

The YT8511 is MotorComm low cost GbE PHY. It is a highly integrated analog front end (AFE) and digital signal transceiver, providing high performance combined with substantial cost reduction. The YT8511 provides physical layer functions for half/full duplex 10 BASE-Te, 100 BASE-Tx and 1000 BASE-T Ethernet to transmit and receive high-speed data over standard category 5 (CAT5) unshielded twisted pair cable.

The YT8511 10/100/1000 PHY is fully 802.3ab compliant, and supports the reduced Gigabit Media-Independent Interface (RGMII) to connect to a Gigabit-capable MAC.


The YT8511 transceiver combines echo canceller, near end cross talk (NEXT) canceller, feed-forward equalizer, feedback equalizer, and timing recovery, to enhance signal performance in noisy environments.

APPLICATION DIAGRAM

1000BASE-T/100BASE-TX/10BASE-TE APPLICATION



HYPER RANGE HR-100 4 PAIR APPLICATION





TRANSMIT FUNCTIONS

TRANSMIT ENCODER MODES ENCODER MODE DESCRIPTION

1000 BASE-T

In 1000 BASE-T mode, the YT8511 scrambles transmit data bytes from the MAC interfaces to 8-bit symbols and encodes them into 4D five-level PAM signals over the four pairs of CAT5 cable.

100 BASE-TX

In 100 BASE-TX mode, 4-bit data from the MII is 4B/5B serialized, scrambled, and encoded to a three-level MLT3 sequence transmitted by the PMA.

10 BASE-TE

In 10 BASE-Te mode, the YT8511 transmits and receives Manchester-encoded data.

RECEIVE FUNCTIONS

RECEIVE DECODER MODES

1000 BASE-T

In 1000 BASE-T mode, the PMA recovers the 4D PAM signals after accounting to the calling conditions such as skew among the four pairs, the pair swap order, and the polarity of the pairs. The resulting code group is decoded into 8-bit data values. Data stream definiters are translated appropriately and data is output to the MAC interfaces.

100 BASE-TX

IN 100 BASE-TX MODE, THE RECEIVE

data stream is recovered and descrambled to aligned to aligned. The special boundaries. The aligned data is then parallelized and 5B/4B decoded to 4-b., data. This out at truns to the MII receive data pins after data stream delimiters have been translated.

10 BASE-TE

In 10 BASE-Te mode, the recovered 10 BASE-Te signal is decoded from Manchester then aligned.

HYPER RAI GE

Hyper-range is the or-comm proprietary mode in extended cable reach application up to 400m in 100M mode. HR-100 is 100Mbps Mode.



ECHO CANCELLER

A hybrid circuit is used to transmit and receive simultaneously on each pair. A signal reflects back as an echo if the transmitter is not perfectly matched to the line. Other connector or cable imperfections, such as patch panel discontinuity and variations in cable impedance along the twisted pair cable, also result in drastic SNR degradation on the receive signal. The YT8511 device implements a digital echo canceller to adjust for echo and is adaptive to compensate for the varied channel conditions.

NEXT CANCELLER

The 1000 BASE-T physical layer uses all four pairs of wires to transmit data. Because the four twisted pairs are bundled together, significant high frequency crosstalk occurs between adjacent pairs in the bundle. The YT8511 device uses three parallel NEXT cancellers on each receive channel to cancel high frequency crosstalk. The YT8511 cancels NEXT by subtracting an estimate of these signals from the equalizer output.

BASELINE WANDER CANCELLER

Baseline wander results from Ethernet links that AC-couple to the transceivers and from AC coupling that cannot maintain voltage levels for longer than a short time. As a result, transmitted bulses are distorted, resulting in erroneous sampled values for affected pulses. Baseline vandor is more problematic in the 1000 BASE-T environment than in 100 BASE-TX due to the DC beseline shift in the transmit and receive signals. The YT8511 device uses an advance baseline wander cancellation circuit that continuously monitors and compensates for this effect, inimicing the impact of DC baseline shift on the overall error rate.

DIGITAL ADAPTIVE EQUALIZER

The digital adaptive equalizer remores in resorblook in terference at the receiver. The digital adaptive equalizer takes unequalized signals to make a combination of feedforward equalizer (FFE) and decision feedback equalizer (L.E) for the best optimized signal-to-noise (SNR) ratio.



MANAGEMENT INTERFACE

The Status and Control registers of the device are accessible through the MDIO and MDC serial interface. The functional and electrical properties of this management interface comply with IEEE 802.3, Section 22 and also support MDC clock rates up to 12.5 MHz.

AUTO-NEGOITATION

The YT8511 negotiates its operation mode using the auto negotiation mechanism according to IEEE 802.3 clause 28 over the copper media. Auto negotiation supports choosing the mode of operation automatically by comparing its own abilities and received abilities from link partner. The advertised abilities include:

- a) Speed: 10/100/1000Mbps
- b) Duplex mode: full duplex and/or half duplex

Auto negotiation is initialized when the following scenarios happen:

- a) Power-up/Hardware/Software reset
- b) Auto negotiation restart
- c) Transition from power-down to power up
- d) Link down

Auto negotiation is enabled for YT8511 by default, and can be disactor by or vare annual



LDS (LINK DISCOVEY SIGNALING)

YT8511 supports long range ethernet (LRE), which uses link discovery signaling (LDS) instead of auto negotiation since the extended cable reach attenuates the auto negotiation link pulses. LDS is an extended reach signaling scheme and protocol, which is used to

- a) Master/Slave assignment
- b) Estimate cable length
- c) Confirm pair number and pair connectivity ordering
- d) Choose highest common operation mode

IEEE-compliant PHYs will ignore LDS signal since its frequency is less than 2MHz according to IEEE802.3 clause 14. If the link partner is an IEEE legacy ethernet PHY, YT8511 can detect the standard NLP, FLP, MLT-3 IDLE signal, or 100BASE-T4 signal, and then transits LDS mode into Clause 28 auto negotiation mode.

Forcing pair number and speed mode is also supported. The same forcing must be done at both ends of the link.

POLARITY DETECTION AND AUTO CORRECTION

YT8511 can detect and correct two types of cable errors: swapping of pairs within. UTL cable and swapping of wires within a pair.

EEE

EEE is IEEE 802.3az, an extension of the IEEE 802.3 canda. 1. E. 3 defines support for the PHY to operate in Low Power Idle (LPI) mode which, we encladed, supports QUIET times during low link utilization allowing both link partners to disable port. In some each PHY's circuitry and save power.



4 OPERATIONAL DESCRIPTION

RESET

YT8511 have a hardware reset pin(RESET_N) which is low active. RESET_N should be active for at least 10ms to make sure all internal logic is reset to a known state. Hardware reset should be applied after power up.

RESET_N is also used as enable for power on strapping. After RESET_N is released, YT8511 latches input value on strapping pin which is used as configuration information which provides flexibility in application without mdio access. Detailed information please refer to pin description in table x(add index for table and figure).

YT8511 also provides two software reset control registers which are used to reset all internal logic except some mdio configuration registers. For detailed information about what register will be reset by software reset, please refer to register table. Configure bit 15 of lds mii register(address 0x0) or mii register(address 0x0) to 1 to enable software reset. These two bits are self-clear after reset process is done.

PHY ADDRESS

For YT8511, {LED_ACT, RXD[1:0]} is used to generate lower 3 bits of phy address. The upper 2 bits are always 0. So valid phy address is from 5'b00000 to 5'b00111.

YT8511 always response to phy address 0. Bit[6] of extended register(address 0: 1) is enable control for phy address 0 and its default value is 1'b1. It also has another broad ast phy address which is configurable through mdio. Bit[4:0] of extended register(address 0 xt, is broadcast phy address and its default value is 5'b11111. Bit[5] of extended register(address t. 1) is enable control for broadcast phy address and its default value is 1'b1.

PHY Pin	PHY Core	Description	Default
	Config		
RXD0	PHYADDRESS0	ED_r T, r VDr 1:0] sets the lower three bits of the	0
		ph_ical ac. 'ress. The upper two bits of the physical address	
		e set the default, "00"	
RXD1	PHYADDRES 1	LEL_ACT, RXD[1:0] sets the lower three bits of the	0
		physical address. The upper two bits of the physical address	
		are set to the default, "00"	
LED_ACT	HYADL TEGS2	LED_ACT, RXD[1:0] sets the lower three bits of the	1
		physical address. The upper two bits of the physical address	
		are set to the default, "00"	



RGMII INTERFACE

RGMII

Reduced gigabit media independent interface is a subset of GMII which is used for gigabit Ethernet. For 100M/10M application, RGMII is similar to MII. The only difference is that tx_er/rx_er is transmitted by tx_en/rx_dv on the falling edge of clock. TXD[3:0] and RXD[3:0] will be duplicated on both rising and falling edge of clock. For 100M application, TXC and RXC are 25MHz; for 10M application, TXC and RXC are 2.5MHz.




Figure . connection diagram of RGMII

LOOPBACK MODE

There are three loopback modes in YT8511.

DIGITAL LOOPBACK

Digital loopback provides the ability to loop transmitted data rick to the receiver using digital circuitry in the YT8511 device.




Figure . digital loopback




1000M loopback: write register 0x0 = 0x4140 to enable 1000M digital loopback.

100M loopback: write register 0x0 = 0x6100 to enable 100M digital loopback.

10M loopback: write register 0x0 = 0x4100 to enable 10M digital loopback.

EXTERNAL LOOPBACK


External cable loopback loops Tx to Rx through a complete digital and analog path and an external cable, thus testing all the digital data paths and all the analog circuits. Figure shows a block diagram of external cable loopback.





REMOTE PHY LOOPBACK

The Remote loopback connects the MDI receive path to the MDI transmit path, near the RGMII interface, thus the remote link partner can detect the connectivity in the resulting loop. Figure below, shows the path of the remote loopback.



MASTER-SLAVE CONFIGURATION

Master and slave configuration only exist in HR-100 mode.

Master and slave configuration is from lds negotiating result or in force mode, it comes from bit 3 of lds mii reg(address 0h0).

LED

The LED interface can either be controlled by the PHY or controlled tanua. It independent of the state of the PHY. Three status LEDs are available. These can be used indican operation speed, duplex mode, and link status. The LEDs can be programmed to different status functions from their default value. They can also be controlled directly from the register interace.

Symbol	10M link	10M active	10\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	100M active	1000M link	1000M active
LED_10_100	off	off	0 1	on	off	off
LED_1000	off	off	off	off	on	on
LED_ACT	on	blir. '-	on	blink	on	blink



AUTO NEGOTIATION

When auto negotiation is enabled, YT8511 operation mode is based on the negotiation results, including speed and duplex mode. Registers configurations are shown as:

Register Type	Register Address	Write Value	Comments
Extended	16'h0100	16'h0006	Bit2: 1'b1, Access IEEE MII regs
MII	16'h0000		Bit12: 1'b1, enable auto negotiation

Table: Enable auto negotiation

Register Type	Register Address	Write Value	Comments
Extended	16'h0100	16'h0006	Bit2: 1'b1, Access IEEE MII regs
MII	16'h0000		Bit9: 1'b1, restart auto negotiation

Table: Restart auto negotiation

Register Type	Register Address	Write Value	Comments
Extended	16'h0100	16'h0006	Bit2: 1'b1, Access IEEE MII regs
MII	16'h0001		Bit5: 1'b1, AN comple : 1'b0, AN not
			complete
	V W		Bit3: 1'b1, support AN ''b0, 1't support
	, V		AN
	Ψ.	V	Bit2: 1 Link up; L'C, link down
MII	16'h0011	Y	Bit15-14: 2 00, 10 Abps; 2'b01:
			10 Mbps
	之公	* T	Bu 1'b1, link is downgrade; 1'b0, link
	TH	八 不	not c wngrade

Table: Auto ego. Lon strus

When auto negotiation is disabled, forcing spield and collex mode is also support. Forcing 10BASE-T has been discussed in the LDS part. Registers concinentation for Forcing 100BASE-TX is shown as:

Register Type	Register A 'dress	Write Value	Comments
Extended	16'40100	16'h0006	Bit2: 1'b1, Access IEEE MII regs
MII	16 h0000		Bit12: 1'b0, disable auto negotiation
			Bit6,13: 2'b01, 100Mbps
	1		Bit8: 1'b1, full duplex

Table: Forcing 100BASE-TX



During auto negotiation, YT8511 supports automatic MDI crossover by detecting and correcting external crossover cable. If the link partner also supports automatic MDI crossover, only one device performs the crossover according to IEEE 802.3 Clause 40.4.4. YT8511 also supports forcing MDI/MDIX mode. Registers configurations are shown as:


Register Type	Register Address	Write Value	Comments
Extended	16'h0100	16'h0006	Bit2: 1'b1, Access IEEE MII regs
MII	16'h0010		Bit6-5: 2'b00, forcing MDI; 2'b01,
			forcing MDIX; 2'b11, automatic MDI
			crossover

Table: MDI/MDI-X configuration

POWER SUPPLIES

The YT8511 device requires only one external power supply: 3.3 V. Inside the chip there is a 3.3V rail, 2.5V rail, 1.2V rail.

YT8511 integrates a switch regulator which converts 3.3V to 1.2V at a high-efficiency for core power rail. (It is optional for an external regulator to provide this core voltage).





5 REGISTER OVERVIEW

MII MANAGEMENT INTERFACE CLAUSE 22 REGISTER PROGRAMMING

The YT8511 transceiver is designed to be fully compliant with the MII clause of the IEEE 802.3u Ethernet specification.

The MII management interface registers are written and read serially, using the MDIO and MDC pins.

A clock of up to 25 MHz must drive the MDC pin of the YT8511. Data transferred to and from the MDIO pin is synchronized with the MDC clock. The following sections describe what each MII read or write instruction contains.

Notation	Description
RW	Read and write
SC	Self-clear
RO	Read only
LH	Latch high
LL	Latch low
RC	Read clear
swc	Clear to 0 when software reset
sws	Set to 1 when software reset
CRW	Read and conditionally Write
POS	Power On Strapping



PHY MII REGISITER

PHY M	II 00H: BASIC CONTRO	L REGIST	ΓER 0X00	
Bit	Symbol	Access	Default	Description
15	Reset	RW SC	0x0	PHY Software Reset. Writing 1 to this bit causes immediate PHY reset. Once the operation is done, this bit is cleared automatically. 0: Normal operation 1: PHY reset
14	Loopback	RW SWC	0x0	Internal loopback control 1'b0: disable loopback 1'b1: enable loopback
13	Speed_Selection(LSB)	RW	0x0	LSB of speed_selection[1:0]. Link speed can be selected via either the Auto-Negotiation process, or manual speed selection process, or manual speed selection [1:0, Speed_selection[1:0, Speed_selecti
12	Autoneg_En	KV	cx1	1: to enable auto-negotiation; 0: auto-negotiation is disabled.
11	Power_down	RW SWC	0x0	1 = Power down 0 = Normal operation When the port is switched from power down to normal operation, software reset and Auto-Negotiation are performed even



				Mo
				bit[15] RESET and bit[9]
				RESTART_AUTO_NEGOTIATI
				ON are not set by the user.
10	Isolate	RW	0x0	Isolate phy from
		SWC		RGMII/SGMII/FIBER.
				1'b0: Normal mode
				1'b1: Isolate mode
9	Re_Autoneg	RW SC	0x0	Auto-Negotiation automatically
		SWS		restarts after hardware or software
				reset regardelss of bit[9]
				RESTART.
	A /			1 = Restart Auto-Negotiation
				Process
				0 = Normal operation
8	Duplex_Mode	RW	0x1	The duplex mode can be selected
				via either the A +o-Negotiation
				process or manual a plex
	V V			selection. I tanv . Juple. selection
	V			is allo ed wh n Av o-Negotiation
				is a sablea v setting bit[12]
				✓ UTO_NFGOTIATION to 0.
	え 公	-	/- \	1 = 1 'l Duplex
	10			= Half Duplex
7	Collision_Test	RW	0x	Setting this bit to 1 makes the COL
		SW :		signal asserted whenever the
				TX_EN signal is asserted.
				1 = Enable COL signal test
				0 = Disable COL signal test
6	Speed_Size on(i, SB	RW	0x1	See bit13.
5:0	Reserve	RO	0x0	Reserved. Write as 0, ignore on
				read
		l	I	1
PHY M	II 01H: BASIC STATU	S REGISTE	R 0X01	

27



Bit	Symbol	Access	Default	Description
15	100Base-T4	RO	0x0	PHY doesn't support 100BASE-T4
14	100Base-X_Fd	RO	0x1	PHY supports 100BASE-X_FD
13	100Base-X_Hd	RO	0x1	PHY supports 100BASE-X_HD
12	10Mbps_Fd	RO	0x1	PHY supports 10Mbps_Fd
11	10Mbps_Hd	RO	0x1	PHY supports 10Mbps_Hd
10	100Base-T2_Fd	RO	0x0	PHY doesn't support 100Base- T2_Fd
9	100Base-T2_Hd	RO	0x0	PHY doesn't support 100Base- T2_Hd
8	Extended_Status	RO	0x1	Whether support EXTended status register in 0Fh 0: Not supported 1: Supported
7	Unidirect_Ability	RO	0x0	1'b0: PHY able to transmit from MII only when the 'HY has determined that valid ask has been established 1 ': PH able to transmit from III regardless of whether the PHY has a termined that a valid link has 'een established
6	Mf_Preamble_ Suppression	RO	0x	1'b0: PHY will not accept management frames with preamble suppressed 1'b1: PHY will accept management frames with preamble suppressed
5	Autone Compi te	RO SWC	0x0	1'b0: Auto-negotiation process not completed 1'b1: Auto-negotiation process completed



4	Remote_Fault	RO RC SWC LH	0x0	1'b0: no remote fault condition detected 1'b1: remote fault condition detected
3	Autoneg_Ability	RO	0x1	1'b0: PHY not able to perform Auto-negotiation 1'b1: PHY able to perform Auto- negotiation
2	Link_Status	RO SWC LL	0x0	Link status 1'b0: Link is down 1'b1: Link is up
1	Jabber_Detect	RO RC SWC LH	0x0	10Baset jabber detected. It would assert if TX activity lasts longer than 42ms. 1'b0: no jabber condition detected 1'b1: Jabber condition detected.
0	Extended_Capability	RO	0x1	To indicate whe her support EXTended registers, ho access from address register in ho and data registe 1Fh 1 to hoot supported 1 h1: Supported
	松公	大	3	Ħ e
	02H: PHY IDENTIFICA			T
Bit	Symbol	Access	De. ult	Description
15:0	Phy_Id	RO	02 0	Bits 3 to 18 of the Organizationally Unique Identifier
DIVIN		THOMAS		01/02
	03H: PHY IDE. TIFICA			
Bit	Symbo ¹	Access	Default	Description
15:10	Finy_Id	RO	0x0	Bits 19 to 24 of the Organizationally Unique Identifier
9:4	Type_No	RO	0x10	6 bits manufacturer's type number



3:0	Revision_No	RO	0xa	4 bits manufacturer's revision number				
PHY MII	PHY MII 04H: AUTO-NEGOTIATION ADVERTISEMENT 0X04							
Bit	Symbol	Access	Default	Description				
15	NEXT_Page	RW	0x0	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normal corration by writing register 0x0 b. [11] • Lick goe down 15 1000. ASE T is advertised, the required next pages are automatically transmitted. This bit must be set to 0 if no additional next page is needed. 1 = Advertise 0 = Not advertised				
14	Ack Remote Fault	RC N W	0x0	Always 0. 1 = Set Remote Fault bit				
13	Remote_Fault	1 V	UXU	0 = Do not set Remote Fault bit				
12	Extend d_NEX. Page	RW	0x1	Extended nEXT page enable control bit $1 = \text{Local device supports}$ transmission of extended next pages				



				0 = Local device does not support transmission of extended next pages.
11	Asymmetric_Pause	RW	Ox1	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normal operation by writing register 0x0 bit[11] • Link goes down 1 = Asymmetric Pause 0 = No asymmetric Pause
10	Pause	RW	0x1	This bit is pdr.ed. Amediately fer the vriting or eration; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normal operation by writing register 0x0 bit[11] • Link goes down 1 = MAC PAUSE implemented 0 = MAC PAUSE not implemented



9	100BASE-T4	RO	0x0	1 = Able to perform 100BASE-T4 0 = Not able to perform 100BASE- T4 Always 0
8	100BASE- TX_Full_Duplex	RW	0x1	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9]
				 The port is switched from power down to normal operation by writing register 0x0 bit[11] Link goes dove 1 = Advertise 0 = Not ad ertise
7	100BASE- TX_Half_Duplex	RW	0x1	This bit is uponted immediately after the writing operation; however the configuration does not take effect until any of the tollowing occurs: This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normal operation by



				writing register 0x0 bit[11] • Link goes down 1 = Advertise 0 = Not advertised
6	10BASE- Te_Full_Duplex	RW	0x1	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is swn hed from power down to norm hoperation by writing register 0x0 bit[11] Link g as down 1 = x dvertis 0 - Not advertised
5	Te_Half_Duplex	RW	0x :	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normal operation by writing register 0x0 bit[11]



			Mo
			• Link goes down
			1 = Advertise
			0 = Not advertised
Selector_Field	RW	0x1	Selector Field mode.
			00001 = IEEE 802.3
I 05H: AUTO-NEGOTL	ATION LI	NK PARTN	ER ABILITY 0X05
			Description
1000Base-X_Fd		0x0	Received Code Word Bit 15
A A	SWC		1 = Link partner is capable of next
			page
			0 = Link partner is not capable of
			next page
ACK	RO	0x0	Acknowledge. eceived Code
	SWC		Word Bit 14
V W			1 = Link protner are eved link
_ ` V			code v ord
*			0 Link p "tner nas not received
			k co word
REMOTE FAULT	RO	0x0	Remote Fault. Received Code
竹	75	7	Vord Bit 13
N. /	oto		1 = Link partner has detected
IVI	DUA	-231	remote fault
		<i></i>	0 = Link partner has not detected
×			remote fault
DECEDVED	PO	OvO	Tachnology Ability Eald
KESEKVED		UXU	Technology Ability Field. Received Code Word Bit 12
			Received Code Word Bit 12
ASYMI ETRIC PAUS	RO	0x0	Technology Ability Field.
	SWC		Received Code Word Bit 11
			1 = Link partner requests
			asymmetric pause
			0 = Link partner does not request
	I 05H: AUTO-NEGOTIL Symbol 1000Base-X_Fd ACK REMOTE_FAULT RESERVED	I 05H: AUTO-NEGOTIATION LI Symbol Access 1000Base-X_Fd RO SWC ACK RO SWC REMOTE_FAULT RO SWC RESERVED RO SWC ASYMI ETRIC PAUS RO	I 05H: AUTO-NEGOTIATION LINK PARTN Symbol Access Default 1000Base-X_Fd RO 0x0 SWC ACK RO 0x0 SWC REMOTE_FAULT RO 0x0 SWC RESERVED RO 0x0 SWC ASYML ETRIC PAUS RO 0x0



10	PAUSE	RO SWC	0x0	asymmetric pause Technology Ability Field. Received Code Word Bit 10
				 1 = Link partner supports pause operation 0 = Link partner does not support pause operation
9	100BASE-T4	RO SWC	0x0	Technology Ability Field. Received Code Word Bit 9 1 = Link partner supports 100BASE-T4 0 = Link partner does not support100BASE-T4
8	100BASE- TX_FULL_DUPLEX	RO SWC	0x0	Technology Ability Field. Received Code Word Bit 8 1 = Link partner supports 100BASE-TYP-11-du _r 'ex 0 = ink purtner down of support 20BAST-TX 'n11' duplex
7	100BASE- TX_HALF_DUPLEX	RO SWC	0x0	Techne 'ogy Ability Field. Rece 'ed Code Word Bit 7 1 = Link partner supports 100BASE-TX half-duplex 0 = Link partner does not support 100BASE-TX half-duplex
6	10BASE- Te_FULL_DUF. EX	SWC	0x0	Technology Ability Field. Received Code Word Bit 6 1 = Link partner supports 10BASE-Te full-duplex 0 = Link partner does not support 10BASE-Te full-duplex



Te_HALF_DUPLEX	5	10BASE-	RO	0x0	Technology Ability Field.
10BASE-Te half-duplex 0 = Link partner does not support 10BASE-Te half-duplex 10BASE-Te half-duplex 4:0 SELECTOR_FIELD RO 0x0 Selector Field Received Code Word Bit 4:0		Te_HALF_DUPLEX	SWC		Received Code Word Bit 5
4:0 SELECTOR_FIELD RO					1 = Link partner supports
4:0 SELECTOR_FIELD RO					10BASE-Te half-duplex
4:0 SELECTOR_FIELD RO SWC Word Bit 4:0 PHY MII 06H: AUTO-NEGOTIATION EXPANSION REGISTER 0X06 Bit Symbol Access Default Description 15:5 Reserved RO 0x0 Reserved 4 Parallel Detection fault RO RC SWC ULH ULT DESCRIPTION SWC ULT DESC					0 = Link partner does not support
SWC Word Bit 4:0					10BASE-Te half-duplex
PHY MII 06H: AUTO-NEGOTIATION EXPANSION REGISTER 0X06 Bit Symbol Access Default Description 15:5 Reserved RO 0x0 Reserved 4 Parallel Detection fault RO RC SWC LH RO 0x0 I = Fault is detected 0 = No fault is detected 0 = Link partner supports NEXT page 0 = Link part does of support nex page 0 = Link part does of support nex page 0 = cal Device does not Next Page 0 = cal Device does not Next Page 0 = No new page is received 0 = Link partner supports autonegotiation 0 = Link partner does not support autonegotiation 0 = Link partner does not support autonegotiation	4:0	SELECTOR_FIELD	RO	0x0	Selector Field Received Code
Bit Symbol Access Default Description 15:5 Reserved RO 0x0 Reserved 4 Parallel Detection fault RO RC SWC LH 3 Link partner nEXT page able SWC LH CLH SWC LH 1 = Link partner supports NEXT page 0 = Link part does of support nex page 2 Local NEXT Page able RO 0x1 1 Local Device supports NEXT page 0 = 1 cal Device does not Next page 1 Page received RO RO 0x2 1 = A new page is received 0 = No new page is received 0 = No new page is received 0 = No new page is received 0 = Link partner supports autonegotiation 0 = Link partner does not support auto-negotiation 0 Link partner Auto negotiation			SWC		Word Bit 4:0
Bit Symbol Access Default Description 15:5 Reserved RO 0x0 Reserved 4 Parallel Detection fault RO RC SWC LH 3 Link partner nEXT page able SWC LH CLH SWC LH 1 = Link partner supports NEXT page 0 = Link part does of support nex page 2 Local NEXT Page able RO 0x1 1 Local Device supports NEXT page 0 = 1 cal Device does not Next page 1 Page received RO RO 0x2 1 = A new page is received 0 = No new page is received 0 = No new page is received 0 = No new page is received 0 = Link partner supports autonegotiation 0 = Link partner does not support auto-negotiation 0 Link partner Auto negotiation					
15:5 Reserved RO 0x0 Reserved 4 Parallel Detection fault RO RC 0x0 1 = Fault is detected 0 = No fault is detected 0 = No fault is detected 1		Ī			
4 Parallel Detection fault RO RC SWC LH 3 Link partner nEXT RO SWC LH 4 Page able RO 0x0 I = Link partner supports NEXT page 0 = Link part . does of support nex page 0 = Link part . does of support nex page 0 = . cal Device does not Next Page 0 = . cal Device does not Next Page 0 = No new page is received 0 = No new page is received 0 = No new page is received 0 = Link partner supports autonegotiation 0 = Link partner does not support autonegotiation	Bit	Symbol	Access	Default	Description
SWC LH SWC LH 0 = No fault is detected	15:5	Reserved	RO	0x0	Reserved
LH Link partner nEXT page able SWC LH Description: Link partner nEXT page O = Link partner supports NEXT page O = Link partner supports NEXT	4	Parallel Detection fault	RO RC	0x0	1 = Fault is detected
Link partner nEXT page able Link partner nEXT page LH LH LH LINK partner supports NEXT page 0 = Link part does of support nex page 1 Local NEXT Page able RO OX1 1 Local Device supports NEXT Page 0 = Cocal Device does not Next Page 1 = A new page is received CH O = No new page is received D = No new page is received LH OX0 1 = Link partner supports NEXT Page 0 = Cocal Device does not Next Page 1 = A new page is received 0 = No new page is received 0 = No new page is received 0 = Link partner supports auto-negotiation 0 = Link partner does not support auto-negotiation			SWC		0 = No fault is detected
page able SWC LH Description Page 1			LH		
LH D = Link part does not support nex page	3	Link partner nEXT	RO	0x0	1 = Link partner supports NEXT
2 Local NEXT Page able RO 0x1 1 Local Device supports NEXT Page 0 = 1 ocal Device does not Next Page 1 Page received RO RC 0x2 1 = A new page is received 0 No new page is received 0 Link Partner Auto negotiation able		page able	SWC		page
2 Local NEXT Page able RO 0x1 1 Local Device supports NEXT Page 0 = 1 ocal Device does not Next Page 1 Page received RO RC 0. 2 1 = A new page is received 0 Link Partner Auto R		V W	LH		0 = Link part. does of support
Page 1 Page received RORC O. 1 = A new page is received O = No new page is received 1 = Link partner supports autonegotiation O = Link partner does not support autonegotiation		, A			nex page
1 Page received RO RC 0 1 = A new page is received 0 = No new page is received 0 = No new page is received 1 = Link partner supports autonegotiation able 0 = Link partner does not support auto-negotiation	2	Local NEXT Page able	RO	0x1	1 Local Device supports NEXT
Page 1 Page received RO RC 0. 1 = A new page is received 0 = No new page is received 0 Link Partner Auto R					nge
Page received RO RC On 1 = A new page is received O = No new page is received I = Link partner supports autonegotiation O = Link partner does not support auto-negotiation		3/AN			0 = 1 ocal Device does not Next
LH 0 = No new page is received 1 = Link partner supports autonegotiation 0 = Link partner does not support auto-negotiation		竹台	Ą	70)	Page
0 Link Partner Auto $K \rightarrow x0$ $1 = Link$ partner supports autonegotiation $0 = Link$ partner does not support auto-negotiation	1	Page received	RO RC	0x ~	1 = A new page is received
negotiation able negotiation 0 = Link partner does not support auto-negotiation			LH		0 = No new page is received
0 = Link partner does not support auto-negotiation	0	Link Partner Auto	k	∫x0	1 = Link partner supports auto-
auto-negotiation		negotiation able			negotiation
					0 = Link partner does not support
PHY MII 0' H: AUTO-NEGOTIATION NEXT PAGE REGISTER 0X07					auto-negotiation
PHY MII 0' H: AUTO-NEGOTIATION NEXT PAGE REGISTER 0X07					
	PHY MII	0 H: AUTO-NÉGOTIA	TION NE	EXT PAGE I	REGISTER 0X07
Bit Symbol Access Default Description	Bit	Symbol	Access	Default	Description



15	NEXT Page	RW	0x0	Transmit Code Word Bit 15 1 = The page is not the last page
				0 = The page is the last page
14	Reserved	RO	0x0	Transmit Code Word Bit 14
13	Message page mode	RW	0x1	Transmit Code Word Bit 13
				1 = Message Page
				0 = Unformatted Page
12	Ack2	RW	0x0	Transmit Code Word Bit 12
				1 = Comply with message
				0 = Cannot comply with message
11	Toggle	RO	0x0	Transmit Code Word Bit 11
				1 = This bit in the previously
	A A			exchanged Code Word is logic 0
				0 = The Toggle bit in the
				previously exchanged Code Word
				is logic 1
10:0	Messag <mark>e/Un</mark> formatte	RW	0x1	Transmit Code V. rd Bits [10:0].
	V W			These bits ar code as Message
	, A			Coc Field when by 13] is set to 1,
	Y		7	es Un forma ted Code Field
		1		wher. bit[13] is set to 0.
	3/4			
PHY MII	08H: AUTO-NEGOTIA	TION LI	NK I A. TN	RECEIVED NEXT PAGE
REGISTE	R 0X08			100
Bit	Symbol	Acc ss	Pefaun	Description
15	NEXT Page	10	0.0	Received Code Word Bit 15
				1 = This page is not the last page
				0 = This page is the last page
14	Reserved	RO	0x0	Received Code Word Bit 14
13	Messag vage m de	RO	0x0	Received Code Word Bit 13

1 = Message Page0 = Unformatted Page



				Moto
12	Ack2	RO	0x0	Received Code Word Bit 12
				1 = Comply with message
				0 = Cannot comply with message
11	Toggle	RO	0x0	Received Code Word Bit 11
				1 = This bit in the previously
				exchanged Code Word is logic 0
				0 = The Toggle bit in the
				previously exchanged Code Word
				is logic 1
10:0	Message/Unformatte	RO	0x0	Received Code Word Bit 10:0
				These bits are encoded as Message
	A			Code Field when bit[13] is set to 1,
				or as Unformatted Code Field
	A A			when bit[13] is set to 0.
PHY MII	09H: MASTER-SLAV	E CONTR	OL REGIST	TER 0X09
Bit	Symbol	Access	Default	Description
15:13	Test mode	RW	0x0	The TX_TCLK sign. 's from the
	V V			RX CLK in is a little testing in
			7	test mc les 2 and 3. When exiting
			/	the est moe, hardware reset or
				s ctwar caset through writing
	ラ 公	-	+- N	regist 7 0x0 bit[15] must be
	竹台	Δ	70)	rformed to ensure normal
	N. /I	ata		operation.
	IVI	DUA	-E-11	000 = Normal Mode
				001 = Test Mode 1 - Transmit
	×			Waveform Test
				010 = Test Mode 2 - Transmit
				Jitter Test (MASTER mode)
				011 = Test Mode 3 - Transmit
				Jitter Test (SLAVE mode)
				100 = Test Mode 4 - Transmit
				Distortion Test



				110, 111 = Reserved normal operation.
12	Master/Slave Manual configuration Enable	RW	0x0	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normed operation by writing register 0x0 bit[11] Link goes down 1 = 1 'anual 'ASTER/SLAVE co. figuration 0 = Automatic MASTER/SLAVE configuration.
11	Master/Slave configuration	RW	7x0	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power



				down to normal operation by writing register 0x0 bit[11] • Link goes down This bit is ignored if bit[12] is 0. 1 = Manual configuration as MASTER 0 = Manual configuration as SLAVE.
10	Port Type	RW	0x0	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switch. I from power down to no mal operation by writing register 0x0 out[11] • Look goe. down Lis bit is ignored if bit[12] is 1. 1 = F. I fer multi-port device MASTER) 0 = Prefer single port device (SLAVE)
9	1000BASE-T Full	k V	r _x 1	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9]



*The port is switched from power down to normal operation by writing register 0x0 bit[11] *Link goes down 1 = Advertise 0 = Not advertised **RW** **Ox0** This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: **Software reset is asserted by writing register 0x0 bit[9] **The port is switched from power down to normal operation; however the configuration does not take effect until any of the following occurs: **Software reset is asserted by writing register 0x0 bit[9] **The port is switched from power down to normal operation; however the configuration by writing register 0x0 bit[15] **Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] **The port is switched from power down to normal operation; however the configuration by writing register 0x0 bit[15] **Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] **The port is switched from power down to normal operation by writing register 0x0 bit[9] **The port is switched from power down to normal operation by writing register 0x0 bit[9] **The port is switched from power down to normal operation by writing register 0x0 bit[9] **The port is switched from power down to normal operation operation from power down to normal operation		T	I		
writing register 0x0 bit[11] Link goes down 1 = Advertise 0 = Not advertised 8 1000BASE-T Half- RW 0x0 This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: Software reset is asserted by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] The port is switched from power down to norma, peration by writing register 0x0 bit[11] Link goe down. 1 = Ac vertise 0 - Not ac vritised (default) 7:0 Reserved RW 0x0 W, 'e as v, ignore on read. PHY MII OAH: MASTER-SLAVE STA 'US LEGIST' R OXOA Bit Symbol Acc s, Deta Description 15 Master/Slave_cfg_er or ON N 0 0 SW, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Laster/S ve Conriguration This bit is not valid unless register 0x1 bit5 is 1.					• The port is switched from power
Link goes down					down to normal operation by
1 = Advertise 0 = Not advertised					writing register 0x0 bit[11]
8 1000BASE-T Half- RW 0x0 This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: Software reset is asserted by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[19] The port is switched from power down to norma. Deration by writing register 0x0 vit[11] Link goe dow. 1 = Ac vertise Nota cortised (default) PHY MII OAH: MASTER-SLAVE STATUS ECIST ROXOA Bit Symbol Acc S Defa PHY MII OAH: MASTER-SLAVE STATUS ECIST ROXOA Bit Symbol Acc S Defa PHY MII OAH: Master/Slave_cfg_er or Sw. Li Haster/Slave configuration fault detected 14 Master/Slave RO Ox0 This bit is not valid unless register Ox1 bits is 1.					Link goes down
8 1000BASE-T Half- RW 0x0 This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to norma. poperation by writing register 0x0 vit[11] • Link goe dow 1 = Ac vertise 0 - Not ac vrtised (default) PHY MII 0AH: MASTER-SLAVE STATUS ECIST R 0X0A Bit Symbol Acc .s Peta PHY MII 0AH: MASTER-SLAVE STATUS ECIST R 0X0A Bit Symbol Acc .s Peta 15 Master/Slave_cfg_er or O N This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					1 = Advertise
after the writing operation; however the configuration does not take effect until any of the following occurs: Software reset is asserted by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[19] The port is switched from power down to norma. peration by writing register 0x0. it[11] Link goe dow. According of the port of the					0 = Not advertised
however the configuration does not take effect until any of the following occurs: Software reset is asserted by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] The port is switched from power down to normal operation by writing register 0x0 it[11] Link goe down 1 = Actertise Notation of the following occurs: Notation of the following occurs: Switched from power down to normal operation by writing register 0x0 it[11] Link goe down 1 = Actertise Notation of the following occurs:	8	1000BASE-T Half-	RW	0x0	This bit is updated immediately
take effect until any of the following occurs: • Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to norma. peration by writing register 0x0 it[11] • Link goe dow. 1 = Ac ertise 0 = Not ac ortised (default) 7:0 Reserved RW 0x0 Words ortised (default) PHY MII 0AH: MASTER-SLAVE STASUS FORT ROXOA Bit Symbol Access Deta Description 15 Master/Slave_cfg_er or Okso Observation of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 faster/S ve Connegoration This bit is not valid unless register ox 10 bit 5 is 1.					after the writing operation;
following occurs: Software reset is asserted by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] The port is switched from power down to norma. Peration by writing register 0x0 it[11] Link goe dow 1 = Ac vertise 0 = Not ac vritised (default) PHY MII 0AH: MASTER-SLAVE STATUS LEGIST R 0X0A Bit Symbol Acc s Peta Description Sw. Peta Description This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Laster/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					however the configuration does not
*Software reset is asserted by writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to norma. *peration by writing register 0x0 *it[11] • Link goe dow *: 1 = Ac *ertise 0 = Not ac *rtised (default) 7:0 Reserved RW 0x0 W. *ie as v, ignore on read. PHY MII 0AH: MASTER-SLAVE STATUS * ECIST* R 0X0A Bit Symbol Acc **. * Deta* Description 15 Master/Slave_cfg_er or **. O *0 This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 **. *taster/S** ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					take effect until any of the
writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normal operation by writing register 0x0 it[11] • Link goe dow 1 = Ac 'crtise 0 = Not au 'rtised (default) 7:0 Reserved RW 0x0 W. 're as v, ignore on read. PHY MII 0AH: MASTER-SLAVE STA SUS 1 EC (ST R 0X0A Bit Symbol Acc s 'Deta Description 15 Master/Slave_cfg_er or SWc rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					following occurs:
writing register 0x0 bit[15] • Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] • The port is switched from power down to normal operation by writing register 0x0 it[11] • Link goe dow 1 = Ac 'crtise 0 = Not au 'rtised (default) 7:0 Reserved RW 0x0 W. 're as v, ignore on read. PHY MII 0AH: MASTER-SLAVE STA SUS 1 EC (ST R 0X0A Bit Symbol Acc s 'Deta Description 15 Master/Slave_cfg_er or SWc rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					
Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] **The port is switched from power down to norma. **peration by writing register 0x0 **it[11] **Link goe dow ", 1 = Ac **ertise 0 - Not ac **rtised (default) **PHY MII 0AH: MASTER-SLAVE STAUS_ECIST_R 0X0A **Bit Symbol Acc **s ** Deta** Description 15 Master/Slave_cfg_er or **YO K** 0 0 This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 14 Master/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.		A			<u></u>
triggered by writing register 0x0 bit[9] The port is switched from power down to norma. peration by writing register 0x0 it[11] Link goe dow 1 = Ac ertise 0 = Not ac ertised (default) PHY MII 0AH: MASTER-SLAVE STA SUS ECIST R 0X0A Bit Symbol Acce is Deta Description 15 Master/Slave_cfg_er or O N O This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 0 = No fault detected 14 Iaster/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.		A A			
bit[9] The port is switched from power down to normal operation by writing register 0x0 it[11] Link goe dow. 1 = Actertise 0 = Not actertised (default) 7:0 Reserved RW 0x0 W. 'te as v, ignore on read. PHY MII 0AH: MASTER-SLAVE STA SUS ECIST R 0X0A Bit Symbol Acct is Deta Description 15 Master/Slave_cfg_er or Ok Ok Other of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Caster/S ve Configuration 0x1 bit5 is 1.		A A			
• The port is switched from power down to norma. peration by writing register 0x0 it[11] • Link goe dow 1 = Ac ertise 0 - Not ac ortised (default) 7:0 Reserved RW 0x0 W. 'te as o, ignore on read. PHY MII 0AH: MASTER-SLAVE STA US ECIST R 0X0A Bit Symbol Access Deta Description 15 Master/Slave_cfg_er or Ok Oo This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Isster/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					
down to norma. peration by writing register 0xto _it[11] • Link goe_dow_n 1 = Ac_retrise 0 = Not ac_retrised (default) 7:0 Reserved RW 0x0 W. 'te as o, ignore on read. PHY MII 0AH: MASTER-SLAVE STA_US_EC_IST_R_0X0A Bit Symbol Accr_ss Deta Description 15 Master/Slave_cfg_er or ONT 0 0 This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Taster/S_ve RO 0x0 This bit is not valid unless register Ox1 bit5 is 1.					
writing register 0x0 it[11] Link goe dow. 1 = Ac ertise 0 - Not ac ertised (default) 7:0 Reserved RW 0x0 We'e as we ignore on read. PHY MII 0AH: MASTER-SLAVE STA SUS ECIST R 0X0A Bit Symbol Access Detail Description 15 Master/Slave_cfg_er or Ok Ok Of This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Aster/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					
PHY MII 0AH: MASTER-SLAVE STA TUS ECIST R 0X0A Bit Symbol Acco s Deta Description 15 Master/Slave_cfg_er or SW. 1 = Master/Slave configuration fault detected 14 Aster/S ve Coninguration PLink goe dow a 1 = AC retrise 0 - Not according to a vising of MRI 0.12 and rising of nead. This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 1					
Text		- V - W			
7:0 Reserved RW 0x0 W. 'te as v., ignore on read. PHY MII 0AH: MASTER-SLAVE STA 'US ECIST R 0X0A Bit Symbol Acce is Defa Description 15 Master/Slave_cfg_er or O N O This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/S. ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.		, V			
7:0 Reserved RW 0x0 W. 'te as o, ignore on read. PHY MII 0AH: MASTER-SLAVE STATUS ECIST R 0X0A Bit Symbol Access Defa Description 15 Master/Slave_cfg_er or O N 0 0 This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/S ve Configuration RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.		Ψ.		7	
PHY MII 0AH: MASTER-SLAVE STA TUS ECIST R 0X0A Bit Symbol Accord Description 15 Master/Slave_cfg_er or O k O 0 This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 14 Aster/S ve RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.					0 = vot au *triseu (default)
Bit Symbol Access Detail. Description 15 Master/Slave_cfg_er or YO K 7 0:0 This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/S ve RO 0x0 This bit is not valid unless register Ox1 bit5 is 1.	7:0	Reserved	RW	0x0	W. 'te as o, ignore on read.
Bit Symbol Access Detail. Description 15 Master/Slave_cfg_er or YO K 7 0:0 This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/S ve RO 0x0 This bit is not valid unless register Ox1 bit5 is 1.		俗	人		
15 Master/Slave_cfg_er or SWC This register bit will clear on read, rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14 Master/Slave RO 0x0 This bit is not valid unless register Ox1 bit5 is 1.	PHY MII	0AH: MASTER-SLAVI	E STA TU	S I ECIST	R 0X0A
SW\ rising of MII 0.12 and rising of AN complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14	Bit	Symbol	Acce ss	Detaul	Description
complete. 1 = Master/Slave configuration fault detected 0 = No fault detected 14	15	Master/Slave_cfg_er or	OKT	0.0	This register bit will clear on read,
1 = Master/Slave configuration fault detected 0 = No fault detected 14			swc		rising of MII 0.12 and rising of AN
fault detected 0 = No fault detected 14			LЧ		complete.
14					1 = Master/Slave configuration
14					fault detected
Conneguration 0x1 bit5 is 1.					0 = No fault detected
	14	faster/S. ve	RO	0x0	This bit is not valid unless register
Resolution 1 = Local PHY configuration		Connguration			0x1 bit5 is 1.
<u> </u>		Resolution			1 = Local PHY configuration



resolved to Master $0 = \text{Local PHY configu}$ resolved to Slave	ration
	11011
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
0 = Local Receiver not	OK
12 Remote Receiver RO $0x0$ $1 = Remote Receiver CO$)K
0 = Remote Receiver no	ot OK
11 Link Partner 1000Base- RO 0x0 This bit is not valid unl	ess register
T Full 0x1 bit5 is 1.	
Duplex Capability 1 = Link Partner support	rts
1000BASE-T half dupl	ex
0 = Link Partner does n	ot support
1000BASE-T half dupl	ex
10 Link Partner 1000Base- RO 0x0 This bit is not valid unl	ess register
T Half 0x1 bit5 is 1.	
Duplex Capability 1 = Link Partner support	rts
1000Base-T fun duplex	ζ
0 = Link Partner doc n	ot support
1000Base- l'ful' u plex	
9:8 Reserved RO 0x0 Pasarve	
7:0 Idle Error Count RO RC 0x0 '1SB c Idle Error Cou	ntor The
region indicates the id	
	-
performed to this regist	
counter pegs at 111111	11 and does
not roll over.	
PHY MII 0DH: MMD ACCES CO TROL REGISTER 0X0D	
Bit Symbol Access Default Description	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
01 = Data, no post incre	ement
10 = Data, post increme	ent on reads
and writes	



				11 = Data, post increment on
				writes only
13:5	Reserved	RO	0x0	Reserved
4:0	DEVAD	RW	0x0	MMD register device address.
				00001 = MMD1
				00011 = MMD3
				00111 = MMD7
		L	<u>l</u>	
PHY M	II 0EH: MMD ACCESS	DATA RE	GISTER 03	K0E
Bit	Symbol	Access	Default	Description
15:0	Address data	RW	0x0	If register 0xD bits [15:14] are 00,
	A	\ /		this register is used as MMD
				DEVAD address register.
				Otherwise, this register is used as
				MMD DEVAD data register as
				indicated by its address register.
PHY M	II 0FH: EXTENDED ST	ATUS REC	GISTER 0X	OF
PHY M	II 0FH: EXTENDED ST	ATUS REC	GISTER 0X	Descri _F ion
Bit	Symbol	Access	Default	Descri _k ion
Bit	Symbol 1000BASE-X Full	Access	Default	Descri _F ion $1 = F. Y sup_Ports 1000BASE-X$
Bit	Symbol 1000BASE-X Full	Access	Default	Description 1 = P. 'Y supports 1000BASE-X Fun Duplex
Bit	Symbol 1000BASE-X Full	Access	Default	Descri _k ion 1 = F. 'Y sup _k orts 1000BASE-X Ful Duplex 0 = PHY does not supports
Bit	Symbol 1000BASE-X Full	Access	Default	Descri _k ion 1 = F. 'Y sup _k orts 1000BASE-X Ful Duplex 0 = PHY does not supports 1000BASE-X Full Duplex
Bit 15	Symbol 1000BASE-X Full Duplex	Access RO	Default 0x0	Description 1 = P. 'Y supports 1000BASE-X Fun Duplex 0 = PHY does not supports 1000BASE-X Full Duplex Always 0.
Bit 15	Symbol 1000BASE-X Full Duplex 1000BASE-X Half	Access RO	Default 0x0	Description 1 = P. 'Y supports 1000BASE-X Fun Duplex 0 = PHY does not supports 1000BASE-X Full Duplex Always 0. 1 = PHY supports 1000BASE-X
Bit 15	Symbol 1000BASE-X Full Duplex 1000BASE-X Half	Access RO	Default 0x0	Descri _F ion 1 = F. 'Y sup _P orts 1000BASE-X Fu. Duplex 0 = PHY does not supports 1000BASE-X Full Duplex Always 0. 1 = PHY supports 1000BASE-X Half Duplex.
Bit 15	Symbol 1000BASE-X Full Duplex 1000BASE-X Half	Access RO	Default 0x0	Descri _F ion 1 = F. 'Y sup _P orts 1000BASE-X Ful Duplex 0 = PHY does not supports 1000BASE-X Full Duplex Always 0. 1 = PHY supports 1000BASE-X Half Duplex. 0 = PHY does not support
Bit 15	Symbol 1000BASE-X Full Duplex 1000BASE-X Half	Access RO	Default 0x0	Description 1 = F. 'Y supports 1000BASE-X Ful Duplex 0 = PHY does not supports 1000BASE-X Full Duplex Always 0. 1 = PHY supports 1000BASE-X Half Duplex. 0 = PHY does not support 1000BASE-X Half Duplex.
Bit 15 14	Symbol 1000BASE-X Full Duplex 1000BASE-X Half Duplex	Access RO RO	Default 0x0 0; 0	Descri _F ion 1 = F. 'Y sup _P orts 1000BASE-X Fu. Duplex 0 = PHY does not supports 1000BASE-X Full Duplex Always 0. 1 = PHY supports 1000BASE-X Half Duplex. 0 = PHY does not support 1000BASE-X Half Duplex. Always 0



				Mot
				1000BASE-T Full Duplex
				Always 1
12	1000BASE-T Half	RO	0x0	1 = PHY supports 1000BASE-T
	Duplex			Half Duplex
				0 = PHY does not support
				1000BASE-T Half Duplex
				Always 0.
11:0	Reserved	RO	0x0	Reserved
PHY MII	10H: PHY SPECIFIC F	UNCTIO	N CONTRO	L REGISTER
Bit	Symbol	Access	Default	Description
15:7	Reserved	RO	0x0	Reserved
6:5	Cross_md	RW	0x3	Changes made to these bits disrupt
				normal operation, thus a software
				reset is mandatory after the change.
				And the configuration does not
				take effect until s ftware reset.
	V W			00 = Manual Configuration
	, A			01 Manu I M DIA configuration
	Y			??= Re. rvec
				11 = \[\text{nable} \] utomatic crossover
				for 11 modes
4	Reserved	RO	0у′3	Reserved
3	Crs_on_tx	RW	02.7	This bit is effective in 10BASE-Te
3	CIS_OII_tX	oter	OX CONTRACTOR	half-duplex mode and 100BASE-
				TX mode:
	X			1 = Assert CRS on transmitting or
				receiving
				0 = Never assert CRS on
				transmitting, only assert it on
				receiving.
2	1 n_sqe_t st	RW	0x0	1 = SQE test enabled, $0 = SQE$ test
				disabled
				Note: SQE Test is automatically



				TEL. Mo
				disabled in full-duplex mode
				regardless the setting in this bit.
1	En_pol_inv	RW	0x1	If polarity reversal is disabled, the
				polarity is forced to be normal in
				10BASE-Te.
				1 = Polarity Reversal Enabled
				0 = Polarity Reversal Disabled
0	Dis_jab	RW	0x0	Jabber takes effect only in
				10BASE-Te half-duplex mode.
				1 = Disable jabber function
				0 = Enable jabber function
	<u> </u>			<u> </u>
PHY MII	11H: PHY SPECIFIC S	TATUS F	REGISTER ()X11
Bit	Symbol	Access	Default	Description
15:14	Speed_mode	RO	0x0	These status bits are valid only
				when bit11 is 1. Bit11 is set when
				Auto-Negotiatic is completed or
				Auto-Negotiation is 'isabled.
	V			11 = Reser red
	V			$10 = 1 \ \ 00 \ \text{Mt} \ \text{s}$
		1		0. 100 N. bs
				c = 16 mps
13	Duplex	RO	0x0	This status bit is valid only when
	1111	117	77	bit11 is 1. Bit11 is set when Auto-
	M	ote		Negotiation is completed or Auto-
				Negotiation is disabled.
	C			1 = Full-duplex
				0 = Half-duplex
12	Page Received val-time	RO	0x0	1 = Page received
				0 = Page not received
11	Speed and Duple c	RO	0x0	When Auto-Negotiation is
	Resolved			disabled, this bit is set to 1 for
				force speed mode.



0 = Nc $10 Link status real-time RO 0x0 1 = Link$	esolved ot resolved
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	ot resolved
	nk up
0 = Li	nk down
9:7 Reserved RO 0x0 Reserv	ved
6 MDI Crossover Status RO 0x0 This st	tatus bit is valid only when
bit11 i	s 1. Bit11 is set when Auto-
Negot	iation is completed or Auto-
Negot	iation is disabled.
The bi	t value depends on register
0x10 °	'PHY specific function
contro	l register" bits6~bit5
config	urations. Register 0x10
config	urati <mark>ons</mark> take effect after
softwa	are r <mark>eset.</mark>
1 = M	DIX
0 = M	DI
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	owng <mark>rade</mark>
0 = Nc	o Do v <mark>n</mark> gr .a.
4 Reserved RO 0x0 Peserv	ve
Transmit Pause RO 0x0 This s	tus bit is valid only when
bitl.	s 1. Bit11 is set when Auto-
Negot	iation is completed.
This b	it indicates MAC pause
resolu	tion. This bit is for
inform	nation purposes only and is
not us	ed by the device. When in
force i	mode, this bit is set to be 0.
1 = Tr	ansmit pause enabled
0 = Tr	ansmit pause disabled
2 Receive Sause RO 0x0 This st	tatus bit is valid only when
bit[11]] is 1. Bit[11] is set when
Auto-1	Negotiation is completed.
This b	it indicates MAC pause
	tion. This bit is for



				Мо
1 0	Polarity Real Time Jabber Real Time	RO RO	0x0	information purposes only and is not used by the device. When in force mode, this bit is set to be 0. $1 = \text{Receive pause enabled}$ $0 = \text{Receive pause disabled}$ $1 = \text{Reverted polarity}$ $0 = \text{Normal polarity}$ $1 = \text{Jabber}$
				0 = No jabber
PHY MII	12H: INTERRUPT MA	SK REGI	STER 0X12	
Bit	Symbol	Access	Default	Description
15	Auto-Negotiation Error INT mask	RW	0x0	1 = Interrupt enable 0 = Interrupt disable
14	Speed Changed INT mask	RW	0x0	same as bit 15
13	Duplex changed INT mask	RW	0x0	same as bit 15
12	Page Received INT mask	RW	0x0	same a bit 15
11	Link Failed INT mask	RW	0x0	san as bit 15
10	Link Succeed INT mask	RW	0.2	ame as bit 15
9:7	reserved	RW	0x	No used.
6	WOL INT mask	RW	0.	same as bit 15
5	Wirespeed downgrade. INT mask	RW	0x0	same as bit 15
4:02	Reserved	RW	0x0	Reserved
1	Polarity changed NT	RW	0x0	same as bit 15
0	Ja. ber Huppened INT mask	RW	0x0	same as bit 15



Bit	Symbol	Access	Default	Description
5	Auto-Negotiation Error	RW	0x0	Error can take place when any of
	INT			the following happens:
				• MASTER/SLAVE does not
				resolve correctly
				Parallel detect fault
				• No common HCD
				• Link does not come up after
				negotiation is complete
				• Selector Field is not equal
	. A			• flp_receive_idle=true while
	A A			Autoneg Arbitration FSM is in
				NEXT PAGE WAIT state
				1 = Auto-Negotiation Error takes
				place
				0 = No Auto-N votiation Error
				takes place
14	Speed Changed INT	RW	0x0	1 = Speed har geo
			/	= Spe. 1 not 'har ged
13	Duplex changed INT	RW	0x0	= du, lex changed
	> /\	-	/- \	0 = \plex not changed
12	Page Received INT	RW	0.0	= Page received
	M	oto		0 = Page not received
11	Link Failed INT	RW	0.	1 = Phy link down takes place
	S			0 = No link down takes place
10	Link Succeed INT	² W	0x0	1 = Phy link up takes place
				0 = No link up takes place
9:07	Reserve 1	RW	0x0	Reserved
5	YOL IN	RW	0x0	1 = PHY received WOL magic
				frame.
				0 = PHY didn't receive WOL
				magic frame



5	Wirespeed downgraded	RW	0x0	1 = speed downgraded.
	INT			0 = Speed didn't downgrade.
4:02	Reserved	RW	0x0	Reserved
1	Polarity changed INT	RW	0x0	1 = PHY revered MDI polarity
				0 = PHY didn't revert MDI
				polarity
0	Jabber Happened INT	RW	0x0	1 = 10BaseT TX jabber happened
				0 = 10BaseT TX jabber didn't
				happen
				Please refer to mii.1.1
				Jabber_Detect.
PHY MII	14H: SPEED AUTO DO	OWNGRA	DE CONTR	OL REGISTER 0X14
Bit	Symbol	Access	Default	Description
15:12	Reserved	RO	0x0	Reserved
11	En_mdio_latch	RW	0x1	1 = To latch M ^Y /MMD register's
				read out value durn MDIO read
	V V			0 = Do not 'atch 'II/M' D
	` V			register's read out v nue during
	*			N. (O re.)
10	Start_autoneg	RW	0x0	s it to ase PHY to restart auto-
	之公	+	左	negotiation.
9	Reverse_autoneg	RW	0,0	1 = reverse the autoneg direction,
	M	oter		10Mb/s has 1st priority, then
				100Mb/s and at last 1000Mb/s.
	×			0 = normal autoneg direction
8	Dis_giga	w	0x0	1 = disable advertise Giga ability
				in autoneg;
				0 = don't disable, so PHY
				advertises Giga ability based on
				MII register 0x9.
7:6	Res	RO	0x0	Reserved



5	En_speed_downgrade	RW	0x1	When this bit is set to 1, the PHY
		POS		enables smart-speed function.
				Writing this bit requires a software
				reset to update. This bit will be set
				to 1'b0 in
				UTP_TO_FIBER_FORCE and
				UTP_TO_FIBER_AUTO mode;
				else set to 1'b1, only take effect
				after software reset
4:2	Autoneg retry limit pre-	RW	0x3	If these bits are set to 3, the PHY
	downgrade			attempts five times (set value 3 +
				additional 2) before downgrading.
	A			The number of attempts can be
	A A			changed by these bits. only take
				effect after software reset
1	Bp_autospd_timer	RW	0x0	1 = the wirespeed downgrade FSM
				will bypass the timer used for link
				stability check; o. 'v take effect
	V -			after software set
	, A			0 = ot by ass ne mer, then links
	¥		/	at esta lishe but hold for less
				than \ 5s wo \ \!d still be taken as
				fa. vre, amoneg retry counter will
	裕	大	至	increase by 1.
0	Reserved	RO	c ·0	Reserved
	IVI	OUP)	725/1	n
PHY MII	15H: RX ERROR COU	N TER RE	GJ STER 0X	(15
Bit	Symbol	Acce s	Default	Description
15:0	Rx_err_counter	RU	0x0	This counter increase by 1 at the
				1st rising of RX_ER when RX_DV
				is 1. The counter will hold at
				maximum 16'hFFFF and not roll
				over.
DIIII	1FH: DEBUG REGISTI	ER'S ADI	DRESS OFF	SET REGISTER 0X1E



				IVI			
Bit	Symbol	Access	Default	Description			
15:8	Reserved	RO	0x0	Reserved			
7:0	Extended Register Address Offset	RW	0x0	It's the address offset of the debug register that will be Write or Read			
PHY MII 1FH: DEBUG REGISTER'S DATA REGISTER							
Bit	Symbol	Access	Default	Description			
15:0	Extended Register Datas	RW	0x0	It's the data to be written to the debug register indicated by the address offset in register 0x1E, or the data read out from that debug register.			



PHY EXTENDED REGISTER

PHY	PHY EXT 00H: MS CONFIG DEBUG REGISTER 0X00							
Bit	Symbol	Access	Default	Description				
7	En_mii_deglitch	RW	0x1	set to 1 to enable rgmii clock deglitch feature				
6	uldata_rloopback	RW	0x0	when set to 1, upload data to rgmii when remote loopback is set				
5	jumbo_enable	RW	0x0	set to 1 to enable jumbo packet transmit and receive				
0	MS config for augonege disabled	RW	0x1	Control the master/slave configuration when autoneg is disabled and MII register 0x9 Master/Slave Manual configuration Enable is 0.				

PHY	PHY EXT 04H: MANUAL EEE ABILITY REGISTER 0X04										
Bit	Symbol		Access	Defa	ult E	escript	ion				
15	EEE_nptx_ctr	rl	RW SWC	0x1	Т	ransmis	ssion of	SEE n	2X7 j	pag c	ontrol bit.
14	EEE_xnprx_c	etrl	RW SWC	0x0	R	eceptio	r TEI	E 1. 7X	T pag	es cont	rol bit.
13	EEE_ability_o	cfg	RW SWC	0x0		E abil		otiation	n resul		enable
12:0	Reserved		RO	0x0	R	eservec	l				



PHY EXT 09H: 100BT EXTRA TEST MODE REGISTER 0X09								
Bit	Symbol	Access	Default	Description				
12	En_rgmii_crs	RW	0x0	set to 1 to enable rgmii crs pattern				
11	En_rgmii_fd_crs	RW	0x0	set to 1 to enable rgmii crs pattern in full duplex mode				
10:8	Reserved	RO	0x0	Reserved				
7	Jitter_test	RW	0x0	Jitter test enable				
6	Over_Shoot_Test	RW	0x0	Overshoot test enable				
5	Dcd_test	RW	0x0	Duty cycle distortion test enable				
4:3	Pmd_lpbk	RW	0x0	Bit 4: 100BT PMD loopback, loopback TX MLT-3 Encoder output to RX MLT-3 Decoder input; Bit 3: 100BT PMD loopback, loopback TX Scrambler output to RX Descrambler input.				
2:1	Pma_lpbk	RW	0x0	Bit 2: 100BT PMA loopback, test Carrier Detect and Link Monito.				
0	Pcs_lpbk	RW	0x0	100BT PCS loophack, loopbach the serial output of 4B of encour on 1X side to the serial in f. f. f. f. decoder on RX side.				

PHY I	PHY EXT 0AH: 10BT DEBUG, LPBKS T. GIS SEP 0X0A								
Bit	Symbol	Access	1 sfault	escription					
15:11	Reserved	P.	6.0	Reserved					
10	En_10bt_idl	R	0x0	1 = In 10BT mode, if there's no data or NLP to transmit, shut off DAC; otherwise turn on the DAC; For FPGA due to mdio control, this bit is set to 1'b0 0 = In 10BT, DAC will not be turn off.					



8:5 Reserved RW 4 Ext_lpbk RW 3 Lpbk_ctrl_10bt RW SW 2:0 Test_mode_10bt RW SW	0x0 0x1	Reserved External loopback. Control the loopback depth in 10BT when MII register 0x0 bit14 loopback is set.
3 Lpbk_ctrl_10bt RW SW 2:0 Test_mode_10bt RW	0x1	Control the loopback depth in 10BT when MII register 0x0 bit14 loopback is set.
2:0 Test_mode_10bt RW		register 0x0 bit14 loopback is set.
		1 = deep Loopback mode0 = shallow Loopback mode
		Test_mode[2:0] is for 10BT test mode select: 3'b001: packet with all ones, 10MHz sine wave, For harmonic test. 3'b010: pseudo random, for TP_IDLE/Jitter/ Differential Voltage test. 3'b011: normal link pulse only, 3'b100: 5MHz sin wave. Others: normal mode.

		V		
PHY I	EXT 0CH: PHY CLOC	CK GATI	SISTER 0X0	
Bit	Symbol	Access	Default	Descript [;]
12	En_gate_rx_clk_gmii	RW	0x0	To ena. 'e gate pr.y rx_clk_gmii when phy is link cown
11	En_output_clk	RW	0y^	e_able debug clock output to rx_clk_rgmii pad
10:08	Clk_out_sel	P.W	0. 0	select which clock is out to rx_clk_rgmii pad. Clk_out_sel[2]: 1, adc clock is selected; 0, dac clock is selected. Clk_out_sel[1:0]: 2'b00, chn0 is selected; 2'b01, chn1 is selected; 2'b10, chn2 is selected; 2'b11, chn3 is selected
7:04	Tx_c k_delay sel	RW	0x5	Tx Delay time = $150ps * N - 250ps$ N is the decimal value of bit[7:4].



				Default value 5 means about 500 ps clock delay compared to txd_rgmii in typical corner
3	Clk_25m_disable	RW POS	0x0	set to 1 to disable clk 25m pad output
2:01	Clk_25m_sel	RW	0x1	select which clock is output to clk_25m pad 2'b00, 25m from pll; 2'b01, 25m from xtl; 2'b10: 62.5m from pll; 2'b11: 125m from pll
0	Rx_clk_delay_en	RW POS	0x1	set to 1 to enable 1.8ns delay (1000Mbps) 8ns delay (10/100Mbps) on rx_clk_rgmii

PHY I	PHY EXT 0DH: DELAY AND DRIVER STRENGTH CFG REGISTER 0X0D							
Bit	Symbol			Acces	s Γ	Default	Description	
15:12	Txc_delay_	sel_fe	÷-	RW	0	xf	selecte tx_clk_rgmii de.ay i chip v hich is used to latch txo_rgmii in 100B v 10BTe mode. 150ps ap. De hult value 15 means about 2ns check de hy compared to txd_rgmii in typ. il corno.	
11:08	Reserved		Ť	RW	0	xf	Reserved	
7:06	Dr_mdio			RW	0	χn	G. ver crength of mdio pad. 2'b11: strongest; '500: weakest	
5:04	Dr_rx_rgm	ii		k		-3	driver strength of rx_clk_rgmii ,rxd and rx_ctl pad. 2'b11: strongest; 2'b00: weakest	
3:02	Reserved			RO	0	x0	Reserved	
1:0	Dr_led			RW	0	x0	driver strength of led pad. 2'b11: strongest; 2'b00: weakest	



PHY	EXT 27H: SLEEP C	ONTRO	L1 0X27	1				
Bit	Symbol	Acces	defaul	Description				
		s	t					
15	En_sleep_sw	RW	0x1	1 = enable sleep mode: PHY will enter sleep				
				mode and close AFE after unplug cable for a				
				timer;				
14	Pllon_in_slp	RO	0x0	1 = keep PLL on in sleep mode;				
				0 = close PLL in sleep mode.				
13	Slp_pulse_sw	RW	0x1	when PHY enter sleep,				
				1 = enable PHY to send out one pulse periodic;				
		A		0 = disable PHY to send pulse.				
12	En_upd_afe_s <mark>bs</mark>	RW	0x0	When AFE control is changed, no matter it's				
				triggered by sleep control logic or normal work				
				mode change,				
				1 = Update AFE step by step;				
				0 = Update AFE at once.				
11:6	Reserved	RO	0x0	Reserved				
5	Sleeping	RO	0x0	status register. $1 = PHY$ is sl pt; 0 – PHY is				
				waked				
4	Reserved	RO	0x0	Reserved				
3:0	Slp_state	RO	0x0	FSM state o internal sleep control logic.				

PHY EXT 2DH: EE	E 1000B7 WA. E I	E. ROT.	TIMER (0X2D			
Bit	Symbol	Access	default	Description			
15:0	Ee wake_t.ne	RW	0x80	lpi_wake_timer in Spec. it's the expected time for the PHY to transition from the LPI mode to normal operation. The condition lpi_wake_timer_done becomes true upon timer expiration. For each transition of			



				lpi_wake_timer_done from false to true, the wake error counter MMD 3.22 shall be incremented. This timer shall have a period that does not exceed 16.5 µs.
PHY EXT 2EH: EER	E 100BT WAKE EI	RROR T	IMER 02	K2E
Bit	Symbol	Access	default	Description
15:0	Eee_wake_time_fe	RW	0x370	It's the timer threshold to identify that SNR is OK in 100BT EEE refresh or wake case.

PHY	PHY EXT 30H: EEE QUITE TIMER TH 0X30						
Bit	Symbol		Access	default	Description		
15:0	quite_timer		RW	0x29f5	Quite timer for 802.3az. Spec is 20~24ms.		
					Real timer = quite_timer * 20 ons. Default is ~22ms.		
					~221118.		

PHY EXT	PHY EXT 34H: EEE CONTROL2 0X34						
Bit	Symbol	Access	default	Descri _k ion			
15	bp_fast_link_down	RW	C~1	1 = oyprss fast link down feature			

PHY EXT 36H:	EEE 100BT CC '	TRO. 2 ()X36					
Bit	Symbol	ccess	default	Description				
15:12	Forwidle, t	RW	0x6	lpi_rx_ti_timer in Spec. The minimum duration of received consecutive IDLE symbols before the receiver move to the Idle state. The timer shall have a period between 0.8 μs and 0.9 μs.				



11:8	Eee_rxquiet_t	RW	0x7	lpi_rx_tq_timer in Spec. 100BT PCS RX counts the maximum duration the PHY stays in the Quiet state before it expects a Refresh signal. If the PHY fails to receive a valid Refresh signal or Wake signal before this timer expires, the receiver shall assume a link failure. The timer shall have a period between 24 ms and 26 ms.
7:0	Eee_rxsleep_t	RW	0x7a	lpi_rx_ts_timer in Spec, 100BT PCS RX counts the maximum duration the PHY is allowed to stay in the Sleep state before assuming a link failure. The timer shall have a period between 240 µs and 260 µs
PHY FYT 37H: I	EEE 100BT CON	TROL3 ()X37	
Bit	Symbol	Access	default	Description
15:13	fld_timer_sel	RW	0x1	fast link down timer al. 3 th 100=0ms; 3'b001=5ms; 3 b0' 0=10 lins; 3'b01 20ms 3'b100=40ms; 3'b111=8th as; 3'b110=160ms; 3'b111= 20ms
12:8	Eee_lnk_failt_t	RW	0.15	lpi 1k_fail_timer in Spec. This timer c efines the maximum time allowed for the PHY between entry into the Wake state and subsequent entry into the Quiet, Sleep, or Idle states before assuming a link failure. The timer shall have a period between 90 μs and 110 μs.
7	k, erve_i	RW	0x0	Not used.
6	F l_eee_rxmode	RW	0x0	To assert RX is active in 100BT EEE or not.



				Mot
5:0	Eee_rxwake_t	RW	0x14	lpi_rx_tw_timer in Spec. It's the
				expected duration for the PHY to
				identify if valid SLEEP symbols for
				the Refresh state or valid IDLES for
				the Wake state have been properly
				received. If none of the SLEEP or
				IDLE symbols are received when the
				timer expires, the wake error counter
				as defined in MMD 3.22 shall be
				incremented. The timer shall have a
				period that does not exceed 20.5 μs.
	<u> </u>			
PHY EXT 38H:	PKGEN CFG1 0X	.38		A
Bit	Symbol	Access	default	Description
15:13	Reserved	RO	0x0	Reserved
12	En_pkgen_da_sa	RW	0x0	
11	Pkgen_brdcst	RW	0x0	
10	Pkgchk_txsrc_sel	RW	0x0	
9	Pkgen_en_az	RW	0x0	
8:0	Pkgen_in_az_t	RW	0x1ff	



PHY EXT	T 80H: VCT_CFG0 0X80			
Bit	Symbol	Access	default	Description
15:13	Small_gap_th	RW	0x4	Small_gap_threshold[9:5].
12:10	Vct_auto_gain_min	RW	0x4	It's the minimal AGC gain that the automatic AGC gain adjustment logic in VCT could reach in VCT test.
9:4	Vct_manu_gain	RW	0x24	The fixed AGC gain used during VCT test. It's valid only when en_vct_manu_gain is 1.
3	En_vct_manu_gain	RW	0x1	To using fixed AGC gain during VCT test.
2	En_gate_vct	RW	0x0	To enable clock gating of VCT module or not when vct_start is not asserted. 1, enable; 0, disable.
1	Vct_tlp_sel	RW	0x1	To send +1 or -1 Cymbol during VCT test. For FPGA, set it 1 due to reversed dac rolan
0	En_vct	RW SC	0x0	At the ris. g edg of this bit, VCT test w. start.
DIIII EXA	OLIV VOT. GPG: 0V01	_	-	+==
Bit	Symbol	Acress	lefarit	Description
15	En_chk_fe_found_cnt	R' v	0x1	To enable to check the times that farend echo was found during the VCT test. If the times that far-end echo was found is not bigger than the fe_found_cnt_th, the echo would be taken as invalid.
14:10	F_fou. 1_cnt_n	RW	0x19	See en_chk_fe_found_cnt.
9:8	Reserve I	RW	0x01	Reserved
7:0	Busy_det _th	RW	0x20	The amplitude threshold to judge RX channel is not idle. During VCT RX



				Mc
				busy detection, if RX signals'
				amplitude is large than this threshold,
				RX channel will be treated as busy
				and VCT test will quit.
	1		1	
PHY EX	T 82H: VCT_CFG2 0X82	1		
Bit	Symbol	Access	default	Description
15:8	Fecho_amp_th	RW	0x1c	The amplitude threshold to judge far-
				end echo. During VCT far-end echo
				detection, the reflections larger than
				this will be treated as echoes.
7:0	Necho_amp_th	RW	0x32	The amplitude threshold to judge
	A			near-end echo. During VCT near-end
				echo detection, the reflections larger
				than this will be treated as echoes
PHY EX	T 83H: VCT_CFG <mark>3 0X8</mark> 3			
Bit	Symbol	Access	default	Description
15:14	Vct_manu_gain_necho	RW	0x0	
13:8	Num_pulse_intra	RW	0x1e	X
7	Tx_sin	RW	0x0	
6	Ignore_ne_found	RW	0x0	X
5	Bp_ne_loc	RW	χn	, ,,,
4	Vct_fix_echo_dac	F V	0,	
3:0	Vct_record_cfg	w	0x0	To control debug register 0x8F~0x92
				to record which case's VCT
				intermediate result.
				Vct_record_cfg[3:0] = {tx_pair,
				rx_pair}.
				For example, 4'b1001 means to
				record the VCT intermediate status of
				the case channel 2 transmit and
				channel 1 receive.



34H· VCT MON0 0X84			
Symbol	Access	default	Description
Vct_in_process	RO	0x0	1 = VCT test is still on-going.
Reserved	RO	0x0	Reserved
Mdi_busy	RO	0x0	4 channel's MDI is busy or not while doing VCT test.
Self_st_3	RO	0x0	Intra pair status of channel 3.
Self_st_2	RO	0x0	Intra pair status of channel 2.
Self_st_1	RO	0x0	Intra pair status of channel 1.
Self_st_0	RO	0x0	Intra pair status of channel 0.
A A			
35H: VCT_MON1 0X85			
Symbol	Access	default	Description
Inter_st_3	RO	0x0	Inter pair status b 'ween channel 3 and other three chann.'s.
Inter_st_2	RO	0x0	Inter pair stat is between channel 2 and other tree channels.
Inter_st_1	RO	0x0	Inter par status between channel 1 and over three channels.
Inter_st_0	RO	CxO	In r pair status between channel 0 and other three channels.
Symbol	Ac ess	default	Description
Inter_err_3	RO	0x0	Error status while doing inter pair test between channel 3 and other three channels.
Inter_err_2	RO	0x0	Error status while doing inter pair test between channel 2 and other three channels.
	Vct_in_process Reserved Mdi_busy Self_st_3 Self_st_2 Self_st_1 Self_st_0 35H: VCT_MON1 0X85 Symbol Inter_st_3 Inter_st_1 Inter_st_1 Inter_st_1 Inter_st_0 36H: VCT_MON2 0X86 Symbol Inter_err_3	Symbol Access Vct_in_process RO Reserved RO Mdi_busy RO Self_st_3 RO Self_st_2 RO Self_st_1 RO Self_st_0 RO SH: VCT_MON1 0X85 Symbol Access Inter_st_2 RO Inter_st_1 RO Inter_st_1 RO Inter_st_1 RO Self_st_1 RO Inter_st_1 RO Inter_st_1 RO Inter_st_1 RO Inter_st_1 RO Inter_st_0 RO	Symbol Access default Vct_in_process RO 0x0 Reserved RO 0x0 Mdi_busy RO 0x0 Self_st_3 RO 0x0 Self_st_2 RO 0x0 Self_st_1 RO 0x0 Self_st_0 RO 0x0 35H: VCT_MON1 0X85 Symbol Access default Inter_st_3 RO 0x0 Inter_st_1 RO 0x0 Inter_st_1 RO 0x0 36H: VCT_MON2 0X86 Symbol Ac_ss default Inter_err_3 RO 0x0



				M
7:4	Inter_err_1	RO	0x0	Error status while doing inter pair test
				between channel 1 and other three
1				channels.
3:0	Inter_err_0	RO	0x0	Error status while doing inter pair test
				between channel 0 and other three
				channels.
		•	•	
PHY EXT	Γ 87H: VCT_MON3 0X8	7		T
Bit	Symbol	Access	default	Description
15:0	Self_dmg_loc_0	RO	0x0	The intra pair damage location of
				channel 0. In unit cm.
	. A			
PHY EXT	Г 88H: V <mark>CT_MON4 0X</mark> 8	8		
Bit	Symbol	Access	default	Description
15:0	Self_dmg_loc_1	RO	0x0	The intra pair damage location of
				channel 1. In unit cm.
PHY EXT	Г 89H: VCT_MON5 0X8	9		
Bit	Symbol	Access	default	Description
15:0	Self_dmg_loc_2	RO	0x0	The II. 'a pair 'amage location of
				cha. el 2. unit cm.
	泣公	+	石	THE STATE OF THE S
PHY EXT	Γ8AH: VCT_MON6 0X8	3A	7	
Bit	Symbol	Acr.	de. ult	Description
15:0	Self_dmg_loc_3	R	(x)	The intra pair damage location of
	X			channel 3. In unit cm.
			1	
PHY EXT	Г 8ВН: VCT_Mc N7 0X8	В		
Bit	Symbol	Access	default	Description
15:0	Inter_dn 10	RO	0x0	The inter pair damage location of
				channel 0. In unit cm.
		l	1	1
PHY EXT	Γ 8CH: VCT_MON8 0X8	C		



Symbol	Access	default	Description
Inter dmg loc 1	RO	0x0	The inter pair damage location of
inter_amg_roc_r		ONO	channel 1. In unit cm.
SDH: VCT MON9 0X8	D		
Symbol	Access	default	Description
Inter dmg loc 2	PO	OvO	The inter pair damage location of
Inter_unig_loc_2	KO	UXU	channel 2. In unit cm.
			Chamici 2. In unit cin.
	1		
Symbol	Access	default	Description
Inter_dmg_loc_3	RO	0x0	The inter pair damage location of
			channel 3. In unit cm.
S 8FH: VCT_MONB 0X8	F		
Symbol	Access	default	Description
Ne_loc_phs	RO	0x0	The phase index of the ocation of the
Y W		7	near-end ech .
Ne_loc_cycle	RO	0x0	The location of the rear-end echo, in
	Y		unit of symbol cycle, which is 8ns.
÷/.> .			
90H: VCT_MONC 0X90) / (70	7.4
Symbol	Acc 3s	'ef ault	Description
Fe_loc_phs	F)	0.	The phase index of the location of the
C			Far-end echo
Fe_loc_cycle	RO	0x0	The location of the Far-end echo, in
			unit of symbol cycle, which is 8ns
		1	
T 91H: V 'T_MO VD 0X9	1		
Symbol	Access	default	Description
	+	1	ļ
Feax_amp	RO	0x0	The far-end echo's amplitude in last
	Inter_dmg_loc_1 SBDH: VCT_MON9 0X83 Symbol Inter_dmg_loc_2 SEH: VCT_MONA 0X8 Symbol Inter_dmg_loc_3 Symbol Ne_loc_phs Ne_loc_phs Ne_loc_cycle Symbol Fe_loc_cycle Symbol Fe_loc_cycle	Inter_dmg_loc_1 RO Symbol Access Inter_dmg_loc_2 RO Seth: VCT_MONA 0X8E Symbol Access Inter_dmg_loc_3 RO Seth: VCT_MONB 0X8F Symbol Access Ne_loc_phs Ne_loc_phs RO Symbol Access RO RO Fe_loc_cycle RO Symbol Access RO Fe_loc_cycle RO Fe_loc_cycle RO Fe_loc_cycle RO	Inter_dmg_loc_1 RO 0x0 Symbol Access default Inter_dmg_loc_2 RO 0x0 Symbol Access default Inter_dmg_loc_3 RO 0x0 Symbol Access default Inter_dmg_loc_3 RO 0x0 Symbol Access default Ne_loc_phs RO 0x0 Ne_loc_cycle RO 0x0 Symbol Access default Ne_loc_cycle RO 0x0 Fe_loc_cycle RO 0x0 Fe_loc_cycle RO 0x0



7:0	Ne_max_amp	RO	0x0	The near-end echo's amplitude in last VCT test.
PHY EX	Г 92H: VCT_MONE 0X92			
Bit	Symbol	Access	default	Description
15:8	Reserved	RO	0x0	Reserved
7	ne_found	RO	0x0	near end echo is found
6	fe_found	RO	0x0	far end echo is found
5:0	Fe_found_cnt	RO	0x0	The times far-end echo was found in last intermediate VCT test.
	<u> </u>			
PHY EX	Γ 93H: VCT_MONF 0X93			
Bit	Symbol	Access	default	Description
15:14	Reserved	RO	0x0	Reserved
13:8	Vct_used_agc_3	RO	0x0	The AGC gain used for channel 3 while doing VCT an 'rx_pair=2'b11.
7:6	Reserved	RO	0x0	Reserved
5:0	Vct_used_agc_2	RO	0x0	The AGC rain u ed for channel 2 white thing V T and rx_pair=2'b10.
DIII EX	TO AN A WORLD WOULD BE A SAN OWN		-	
Bit	Y 94H: VCT_MON10 0X9 Symbol	Ac ess	lefa .it	Description
15:14	Reserved	R	n _{x0}	Reserved
13:8	Vct_used_agc_1	RO	Jx0	The AGC gain used for channel 1 while doing VCT and rx_pair=2'b01.
7:6	Reserved	RO	0x0	Reserved
5:0	Vct_w ed_ag 0	RO	0x0	The AGC gain used for channel 0 while doing VCT and rx_pair=2'b00.
PHY FY	Г 95h. "CT_CFG4 0X95			
Bit	Symbol	Access	default	Description



Ī		1	ı	Mc		
15:6	Expect_ne_loc	RW	0x1c			
5:0	Num_pulse_inter	RW	0xa			
		l	l			
PHY EXT	Γ 96H: VCT_CFG5 0X96					
Bit	Symbol	Access	default	Description		
15	En_inter_small_th	RW	0x1			
14:8	Fecho_amp_th_small	RW	0xf			
7:4	Inter_small_th	RW	0xa			
3:0	Fecho_amp_th_tiny	RW	0xa			
	4			4		
PHY EXT	Г 97Н: VCT_CFG6 0X97					
Bit	Symbol	Access	default	Description		
15:8	Fecho_amp_th_huge	RW	0x6e			
7:0	Fecho_amp_th_big	RW	0x50			
PHY EXT	Г 98Н: V <mark>CT</mark> _CFG <mark>7 0Х9</mark> 8					
Bit	Symbol	Access	default	Description		
15:13	Inter_small_th_small	RW	0x5	X		
12:8	Inter_small_th_hugh	RW	0x1e			
7:5	Inter_small_th_tiny	RW	0x5	1		
4:0	Inter_small_th_big	RV)xa			
	IVIC	WA	700	1111		
PHY EXT 99H: VCT_CFG8 (X99						
Bit	Symbol	A ress	default	Description		
15:8	Reserved	30	0x0	Reserved		
7:6	ADC_v.cr_ cfg. vct	RW	0x0			
5:4	ADC_ ref_1_c g_vct	RW	0x0			
3:0	VGA_a np_gain_cfg_vc	RW	0xf			



EXT B7H	: LED GENERAL CO	NTROL.		
Bit	Symbol	Access	default	Description
15	Col_blk_sel	RW	1'b1	1 = when collision happens, LED blink at Blink Mode2 with higher frequency;
				0 = when collision happens, LED blink at Blink Mode1 with lower frequency;
14	Jabber_led_dis	RW	1'b1	1 = when 10Mb/s Jabber happens, LED will not blink;
				0 = when 10Mb/s Jabber happens, LED will still blink if it's configured to blink on TX.
13	Lpbk_led_dis	RW	1'b1	1 = In internal loopback mode, LED will not blink;
				0 = In internal loopbac mode, LED will still blink a it's onfig red to blink on activity.
12	Dis_led_an_try	RW	1'b0	when a 'to-neg 'tation is at LIN: GOC _CHECK status,
	裕	太	专	LED will be on; = LED will be off.
11:09	Reserved	RO	3 '0	Not used.
8	Led_3_force_en	RV.	b0	1 = enable LED3 force mode.
7:06	Led_3_force_r	KV	2'b0	Valid when bit5 is set.
				00 = force LED3 OFF;
				01 = force LED3 ON;
	U			10 = force LED3 to blink at Blink Mode1;



				Mo
				11 = force LED3 to blink at Blink
				Mode2.
5	Led_2_force_en	RW	1'b0	1 = enable LED2 force mode.
4:03	Led_2_force_mode	RW	2'b0	Valid when bit5 is set.
				00 = force LED2 OFF;
				01 = force LED2 ON;
				10 = force LED2 to blink at Blink
				Model;
				11 = force LED2 to blink at Blink
				Mode2.
2	Led_1_force_en	RW	1'b0	1 = enable LED1 force mode.
1:00	Led_1_force_mode	RW	2'b0	Valid when bit2 is set.
				00 = force LED1 OFF;
				01 = force LED1 ON;
				10 = force LED1 to Link at Blink
	V			Model;
			7	11 = force LED1 o bli κ at Blink
				Mod ² .
EXT B8H: LI	ED1 CONTROL	\pm	T	FE
Bit	Symbol	Access	d :fault	Description
15:14	Reserved	RO	2,pr	Not used.
13	Led_act_blk_ind_	TW	1,50	When traffic is present, make LED1
	×			BLINK no matter the previous LED
				status is ON or OFF, or make LED1
				blink only when the previous LED is
				ON.
				1 = when bit10 and(or) bit9 are(is) 1
				and copper link up and active, make
				LED1 to blink, no matter bit12~11



				(duplex control) and bit6~4 (speed control) are 1 or 0;
				0 = when bit10 and(or) bit9 are(is) 1 and copper link up and active, make LED1 to blink only when one (more) of bit12~11 (duplex control) and bit6~4 (speed control) is (are) 1 and related status is (are) matched (ON at certain speed or duplex mode is/are activated);.
12	Led_fdx_on_en_1	RW	1'b0	If BLINK status is not activated, when PHY link up and duplex mode is full duplex, 1 = make LED1 ON; 0 = don't make LED1 ON;
11	Led_hdx_on_en_1	RW	1'b0	If BLINK status is not activated, when PHY link up and dupex mode is half duplex, 1 = make LED1 (N; 0 = GOL' make LED1 ON;
10	Led_txact_blk_en_1	RW	1'b1	If bit1. is 1, or bit13 is 0 and ON at c "tain speed or duplex more is/are ctivated, when PHY link up and TX is active, 1 = make LED1 BLINK; 0 = don't make LED1 BLINK.
9	Led_rxact_kt_en_1	RW	1'b1	If bit13 is 1, or bit13 is 0 and ON at certain speed or duplex more is/are activated, when PHY link up and RX is active, 1 = make LED1 BLINK; 0 = don't make LED1 BLINK.

10

 $Led_txact_blk_en_2$

RW

1'b0

Same logic as LED1 control.



8	Led_txact_on_en_1	RW	1'b0	1 = if BLINK status is not activated, when PHY link up and TX is active, make LED1 ON at least 10ms;
7	Led_rxact_on_en_1	RW	1'b0	1 = if BLINK status is not activated, when PHY link up and RX is active, make LED1 ON at least 10ms;
6	Led_gt_on_en_1	RW	1'b1	1 = if BLINK status is not activated, when PHY link up and speed mode is 1000Base-T, make LED1 ON;
5	Led_ht_on_en_1	RW	1'b1	1 = if BLINK status is not activated, when PHY link up and speed mode is 100Base_TX, make LED1 ON;
4	Led_bt_on_en_1	RW	1'b1	1 = if BLINK status is not activated, when PHY link up and speed mode is 10Base-T, make LED1 ON;
3	Led_col_blk_en_1	RW	1'b0	1 = if PHY link up and collision happen, make LED1 PLINK;
2	Led_gt_blk_en_1	RW	1'b0	1 = if PHY lin', up . d spe d mode is 1000Base T, mak : LEI . BLINK;
1	Led_ht_blk_en_1	RW	1'b0	1 = in TYY lim. up and speed mode is 100L se-1, take LED1 BLINK;
0	Led_bt_blk_en_1	RW	1'b0	r - if PHY link up and speed mode is '00Base-T, make LED1 BLINK;
	IVI	OUST		1111
EXT B9H: I	LED2 CONTROL			
Bit	Symbol	r. cess	default	Description
15:14	Reserved	кО	2'b0	Not used.
13	Led_ ct_blk_i d_2	RW	1'b0	Same logic as LED1 control.
12	Led_fdx_on_en_2	RW	1'b0	Same logic as LED1 control.
11	L. 1_idx_on_en_2	RW	1'b0	Same logic as LED1 control.



				Mo
9	Led_rxact_blk_en_2	RW	1'b0	Same logic as LED1 control.
8	Led_txact_on_en_2	RW	1'b0	Same logic as LED1 control.
7	Led_rxact_on_en_2	RW	1'b0	Same logic as LED1 control.
6	Led_gt_on_en_2	RW	1'b0	Same logic as LED1 control.
5	Led_ht_on_en_2	RW	1'b1	Same logic as LED1 control.
4	Led_bt_on_en_2	RW	1'b0	Same logic as LED1 control.
3	Led_col_blk_en_2	RW	1'b0	Same logic as LED1 control.
2	Led_gt_blk_en_2	RW	1'b0	Same logic as LED1 control.
1	Led_ht_blk_en_2	RW	1'b0	Same logic as LED1 control.
0	Led_bt_blk_en_2	RW	1'b0	Same logic as LED1 control.
EXT BAH:	LED <mark>BLI</mark> NK CONTI	ROL		
Bit	Symbol	Access	default	Description
15:12	Reserved	RO	4'b0	Not used.
11:09	Duty_sel_2	RW	3'b0	Select duty cycle of Br. k Mode2.
	Y V			000 = 50% or 50% or.
	Y		/	001 5% c 25 ir;
				25% n 75% off;
	浴	大	友	11 = 33% on 67% off;
	IH			00 = 67% on 33% off;
	IV	OWA		101 = 17% on 83% off;
	C			110 = 83% on 17% off;
				111 = 8% on 92% off.
8:06	Freq_sel_2	W	3'b000	Select frequency of Blink Mode2.
				000 = 2 Hz; 001 = 4Hz;
				010 = 8Hz; 011 = 16Hz;
,				100 = 32Hz; 101 = 64Hz;
				110 = 128Hz; 111 = 256Hz.
	<u> </u>			



				Mot
5:03	Duty_sel_1	RW	3'b000	Select duty cycle of Blink Mode1.
				000 = 50% on 50% off;
				001 = 75% on 25% off;
				010 = 25% on 75% off;
				011 = 33% on 67% off;
				100 = 67% on 33% off;
				101 = 17% on 83% off;
				110 = 83% on 17% off;
				111 = 8% on 92% off.
2:00	Freq_sel_1	RW	3'b110	Select frequency of Blink Mode1.
				000 = 2 Hz; 001 = 4 Hz;
				010 = 8Hz; 011 = 16Hz;
				100 = 32Hz; 101 = 64Hz;
				110 = 128Hz; 111 = 256Hz.
EXT BBH: I	LED3 CONTROL			
Bit	Symbol	Access	default	Desc : stion
15:14	Reserved	RO	2'b0	You sed.
13	Led_act_blk_ind_3	RW	1'b0	. •me logic as LED1 control.
12	Led_fdx_on_en_3	RW	1 50	ame logic as LED1 control.
11	Led_hdx_on_en_3	RW	7,20	Same logic as LED1 control.
10	Led_txact_blk_en_3	R	, _{b0}	Same logic as LED1 control.
9	Led_rxact_blk 3	I W	1'b0	Same logic as LED1 control.
8	Led_txact_on_n_3	ĸW	1'b0	Same logic as LED1 control.
7	Led_ xact_on_en_3	RW	1'b0	Same logic as LED1 control.
6	Led_gt_on_en_3	RW	1'b1	Same logic as LED1 control.
5	L 1 1.t_on_en_3	RW	1'b0	Same logic as LED1 control.
4	Led_bt_on_en_3	RW	1'b0	Same logic as LED1 control.



3	Led_col_blk_en_3	RW	1'b0	Same logic as LED1 control.
2	Led_gt_blk_en_3	RW	1'b0	Same logic as LED1 control.
1	Led_ht_blk_en_3	RW	1'b0	Same logic as LED1 control.
0	Led_bt_blk_en_3	RW	1'b0	Same logic as LED1 control.





PHY MMD1

PHY MMD1 00H: P	MA/PMD CONTI	ROL 1 R	EGISTE	R 0X00
Bit	Symbol	Access	Default	Description
15	Pma_rst	RW	0x0	Setting this bit will set all
		SC		PMA/PMD registers to their
				default states. This action also
				initiate a reset in MMD3 and
				MMD7.
14:0	Reserved	RO	0x0	Reserved
		Δ		4
PHY MMD1 05H: P	MA/PMD DEVIC	ES IN P	ACKAG	E 0X05
Bit	Symbol	Access	Default	Description
15:8	Reserved	RO	0x0	Reserved
7	Autoneg_present	RO	0x1	1= Auto-Negotiation present in
				package;
				0= Auto-negotiatic not present in
				package
6:4	Reserved	RO	0x0	Reserv 4
3	PCS_present	RO	0x1	1= Pc S present in package;
	4//\ _		\	0= 'CS not present in package.
2	Reserved	RO	UXU	eserved
1	PMA_present	RC	Jx1	1= PMA present in package;
	IVICA			0= PMA not present in package.
0	MII_reg_, "6.sent	RC	0x1	1= Clause 22 registers present in
				package;
				0= Clause 22 registers not present
				in package.
PHY MMD 08H: P	MA/PMD STATU	JS 2 REC	GISTER	0X08
Bit	Symbol	Access	Default	Description
15:14	MMD1_present	RO	0x2	Always 2'b10.



13	TX_fault_ability	RO	0x0	PMA/PMD does not have the ability to detect a fault condition on the transmit path.
12	RX_fault_ability	RO	0x0	PMA/PMD does not have the ability to detect a fault condition on the receive path.
11:10	Reserved	RO	0x0	Reserved
9	Extended_ability	RO	0x0	When read as a one, bit 1.8.9 indicates that the PMA/PMD has EXTended abilities listed in register 1.11.
8:0	Extra_abilities	RO	0x0	Reserved

PHY MMD3

PHY MMD3 00H: PO	<mark>C</mark> S CO <mark>NTRO</mark> L 1 R	EGISTE	R 0X00	
Bit	Symbol	Access	Default	Description
15	Pcs_rst	RW	0x0	So sing thas by twn. set all PCS
	*	SC		register to their default states.
				Thi. action also initiate a reset in
	4/A _L	_ +	_<	ь MD1 and MMD7.
14:11	Reserved	RO	UA	Reserved
10	Clock_stoppable	\sqrt{V}	0x0	Not used.
	IVIOU	SWC		
9:0	Reserved	k	0x0	Reserved
PHY MMD3 01H: PO	CS . CATUS ' REC	GISTER	0X01	
Bit	S, nbo.	Access	Default	Description
15:12	Res rved	RO	0x0	Reserved
11	Tx_lpi_rxed	RO	0x0	When read as 1, it indicates that
		LH		the transmit PCS has received
				low power idle signaling one or



				more times since the register was last read. Lach High.
10	Rx_lpi_rxed	RO LH	0x0	When read as 1, it indicates that the receive PCS has received low power idle signaling one or more times since the register was last read. Lach High.
9	Tx_lpi_indic	RO	0x0	When read as 1, it indicates that the transmit PCS is currently receiving low power idle signals.
8	Rx_lpi_indic	RO	0x0	When read as 1, it indicates that the receive PCS is currently receiving low power idle signals.
7:3	Reserved	RO	0x0	Reserved
2	Pcsrx_lnk_status	RO LL	0x0	PCS status, latch low.
1:0	Reserved	RO	0x0	Reserved
PHY MMD3 05H: PO				
Bit	Symbol	Access		Desc. 'ntion
15:8	Reserved	RO	0x0	Res "ved
7	Autoneg_present	RO	0x1	1= `uto-Negotiation present in package; 0= Auto-negotiation not present
				in package
6:4	Reserve	0.	0x0	Reserved
3	PCS_present	ко	0x1	1= PCS present in package; 0= PCS not present in package.
2	K. erv. 1	RO	0x0	Reserved
1	PM _present	RO	0x1	1= PMA present in package; 0= PMA not present in package.
0	MII_reg_present	RO	0x1	1= Clause 22 registers present in package;



				0= Clause 22 registers not
				present in package.
PHY MMD3 08H: PC	CS DEVICES IN P	ACKAG	E REGIS	STER 0X08
Bit	Symbol	Access	Default	Description
15:14	MMD3_present	RO	0x2	Always 2'b10.
13:0	Reserved	RO	0x0	Reserved
	l			
PHY MMD3 14H: EH	EE CONTROL AN	D CAPA	BILITY	REGISTER 0X14
Bit	Symbol	Access	Default	Description
15:3	Reserved	RO	0x0	Reserved
2	1000BASE-T	RO	0x1	Always 1. EEE is supported for
	EEE			1000BASE-T
1	100BASE-TX	RO	0x1	Always 1. EEE is supported for
	EEE			100BASE-TX
0	Reserved	RO	0x0	Reserved
7				
PHY MMD3 16H: EH	EE WAKE ERROR	COUN'	TER 0X1	6
Bit	Symbol	Access	Default	-script n
15:0	Lpi_wake_err_cnt	RO	0x0	ount ike time faults where the
	沙士	RC T		PHY fails to complete its normal
	TIT	SWC	7	wake sequence within the time
	Mote	3	חוש	required for the specific PHY
				type.



PHY MMD7

FIII WIWID/				
PHY MMD7 00H: A	N CONTROL DE	CICTED	0.00	
Bit			Default	Description
ы	Symbol	Access	Derauit	Description
15	An_rst	RW	0x0	Setting this bit will set all AN
		SC		registers to their default states.
				This action also initiate a reset in
				MMD1 and MMD3.
14	Reserved	RO	0x0	Reserved
13	Xnp_ctrl	RW	0x1	If mii register4 bit12 is set to 0,
		SWC		setting of this bit shall have no
	A			effect.
				1 = Local device intends to enable
				the exchange of extended next
				page;
				0 = Local device does not intend to
				enable the exchange of extended
				next page;
12:0	Reserved	RO	0x0	Reserved
	*	V		X
PHY MMD7 01H: A	N STATUS REG	ISTER 0	X01	
Bit	Symbol	Access	Def. t	Desciption
15:8	Reserved	RO	0x0	. eserved
7	Xnp_ctrl	pr.		AN result of EXTended nEXT
		SWC		page.
				1 = Extended Next Page format is
				used
				0 = Extended Next Page is not
				allowed
6:0	Resei /ed	RO	0x0	Reserved
PHY MMD7 CTH. A	N DEVICES IN I	PACKAC	E REGI	STER 0X05
Bit	Symbol	Access	Default	Description



15:8	Reserved	RO	0x0	Reserved
7	Autoneg_present	RO	0x1	1= Auto-Negotiation present in package; 0= Auto-negotiation not present in package
6:4	Reserved	RO	0x0	S
3	PCS_present	RO	0x1	1= PCS present in package; 0= PCS not present in package.
2	Reserved	RO	0x0	Reserved
1	PMA_present	RO	0x1	1= PMA present in package; 0= PMA not present in package.
0	MII_reg_present	RO	0x1	1= Clause 22 registers present in package; 0= Clause 22 registers not present in package.

PHY MMD7 3CH: LOCAL DEVICE EEE ABILITY 0X3C							
Bit	Symbol	Access	Default	L retript in			
15:3	Reserved	RO	0x0	eserv 1			
2	EEE_1000BT	RW	0x0	PHY's 1000BT EEE ability.			
		POS	121				
1	EEE_100BT	P**	J-0	PHY's 100BT EEE ability.			
		POS					
0	Reserved	RO	0x0	Reserved			
		,					
PHY MMD7 3DH:	LINK . ARTNER I	EEE AB	LITY 03	K3D			
Bit	Sym ₁	Access	Default	Description			
15:3	rved	RO	0x0	Reserved			
2	LP_ge_eee_ability	RO	0x0	Link partner's 1000BT EEE ability.			
1	LP_ge_eee_ability	RO	0x0	Link partner's 100BT EEE ability.			




0 Reserved RO 0x0 Reserved	
----------------------------	--





6 TIMING AND AC CHARACTERISTICS

POWER ON SEQUENCE



When using crystal, the clock is generated internally after power is stable.


For a reliable power on reset, suggest to keep asserting the reset low long enough (100ms) to ensure the clock is stable and clock-to-reset 10ms requirement is satisfied.

RGMII CHARACTERISTICS

Symbol	Parameter	Conditions	Min <mark>imu</mark> m	Typ al	Nı vimum	Units
VDD33, AVDD33	3.3V Supply Voltage	- V	2.97	3.5	3.62	V
·	2.5V RGMII Supply Voltage	-	2.25	25	2.75	V
2. RGMII I/O	ż公 →	- 5	一、			
	Minimum High Level Output Voltage	> T	2 - 1	-	VDD33 + 0.3	V
Voh (2.5V)	Minimum High Level Output Voltage		2.0	-	VDD25 + 0.3	V
Vol (3.3V)	Maximum Low Lever Output Voltage		-0.3	_	0.4	V
Vol (2.5V)	Maximum Low Le Output Voltage		-0.3	-	0.4	V
	Minimum High Le VInp * Voltage	-	2.0	-	-	V
Vil (3.3V)	Maximum Lov Level Input Voltage	-	-	-	0.8	V
Vih (2.5V)	Mir num Hig Level Input	-	1.7	-	-	V
Vil (2.5V)	Maximum Low Level Input Volta: e	-	-	-	0.7	V
Iin	Current	Vin=VDD33 or GND	0	-	0.5	μA
		OF GND				




RGMII TIMING W/O DELAY



Symbol	Parameter Parameter	Min	Тур	Max	Unit
TskewT	Data to clock output skew (at Transmitter)	-500	0	500	ps
TskewR	Data to clock output skew (at Receiver)	1	_	_	ns
Teye	Clock cycle duration	7.2	8.0	8.8	ns
Duty_G	Duty cycle for Gigabit	45	50	-	%
Duty_T	Duty cycle for 10/100T	40	50	60	%
Tr/Tf	Rise/Fall time (20 - 80%)			0.75	ns



RGMII TIMING WITH INTERNAL DELAY



Symbol	Parameter	Min	Тур	Max	Unit
TsetupT	Data to Clock output Setup Time at Transmitter (with delay integrated at transmitter)	1.65	2.0	2.2	ns
TholdT	Clock to Data output Hold Time at Transmitter (with delay integrated at transmitter)	1.65	2.0	2.2	ns
TsetupR	Data to Clock input Setup Time at Receiver (with delay integrated at transmitter)	1.0	2.0		ns
TholdR	Data to Clock output Setup Time at Receiver (with delay integrated at transmitter)	1.0	2.0		ns

MDIO

Symbol	Parameter	√lin	Max	Unit
Іін	Input high current		0.4	mA
IIL	Input low current	0.4	_	mA
Voн	Output high voltage	2.4	_	V
Vol	Output low voltage	_	0.4	V
Vih	Input high voltage	2.0		V
VIL	Input lov voltag	_	0.8	V



CRYSTAL REQUIREMENT

Symbol	Description	Min	Тур	Max	Unit
F ref	Crystal Reference	-	25	-	MHz
	Frequency				
F ref Tolerance	Crystal Reference	-50	-	50	ppm
	Frequency tolerance				
Duty Cycle	Reference clock input	40	-	60	%
	duty cycle				
ESR	Equivalent Series	-		50	ohm
	Resistance 📗				
DL	Drive Level	-1	-	0.5	mW

OSCILLATOR/EXTERNAL CLOCK REQUIREMENT

Parameter	Condition	Min	Тур	Max	Unit
Frequency			25		MHz
Frequency tolerance	Ta= -40~85 C	-50		50	PPM
Duty Cycle		40	-	60	%
Peak to Peak Jitte <mark>r</mark>				200	ps
Vih		AVDDL-0.2		A' DL +0.2	V
Vil	7			C.4	V
Rise Time	10%~90%			10	ns
Fall Time	10%~90%			10	ns
Temperature Range	YT8512H	-47		85	°C
Temperature Range	YT8512C			70	°C



7 POWER REQUIREMENTS

POWER REQUIREMENT

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
VDD33,	3.3V Supply Voltage	-	2.97	3.3	3.63	V	
AVDD33	117						
1. MDIO, MDC	2.5V RGMII Supply	_	2.25	2.5	2.75	V	
2. RGMII I/O	Voltage		2.23	2.3	2.73	'	
2. KGWIII 1/O	Voltage						
Voh (3.3V)	Minimum High Level	-	2.4	-	VDD33 +	V	
	Output Voltage				0.3		
Voh (2.5V)	Minimum High Level	- 1	2.0	-	VDD25 +	V	
V OII (2.5 V)	Output Voltage		2.0		0.3		
						1	
Vol (3.3V)	Maximum Low Level	- /	-0.3	- 1	0.4	V	
	Output Voltage						
Vol (2.5V)	Maximum Low Level	-	-0.3	-	0.4	V	
	Output Voltage						
Vih (3.3V)	Minimum High Level	-	2.0	_	_	V	
, III (6.6 +)	Input Voltage					'	
AUT (O OM)	1				0.0	* 7	
Vil (3.3V)	Maximum Low Level	-	-	-	0.8	V	
	Input Voltage						
Vih (2.5V)	Minimum High Level	-	1.7	-	-	V	
	Input Voltage						
Vil (2.5V)	Maximum Low Level	-	-		9.7	V	
(=12 1)	Input Voltage			1		1	
T:		Win WDD22	0		0.5		
Iin	Input Current	Vin=VDD33 or GND	0		0.5	μΑ	
	5.25	or GND					



POWER CONSUMPTION (TYPICAL)

		3.3V	Domain	
MODE		VDD33(Pin3)	AVDD33(Pin14)	Power (mW)
	Reset	3	12	47.2
	Sleep	2	6	24.1
p	ower down	3	12	48.8
	normal unplug	14	25	129.4
Active	link 10M	6	24	100.7
Active	link 100M	19	27	153.5
	link 1000M	118	75	633.6
	link 10M	7	31	125.7
Traffic	link 100M	19	29	158.4
	link 1000M	131	81	699.6

Using internal switching regulator, Inductor P/N:SLW3012S4R7MST DCR=0.12ohm





8 MECHANICAL AND THERMAL

ROHS-COMPLIANT PACKAGING


Motor-comm offers an RoHS package that is compliant with RoHS


Part Number	Status	Package Qty	Op temp (°C)	Note
YT8511C	Active	3000; tape and reel	0 to 70	
YT8511H	Active	3000; tape and reel	-40 to 85	






9 MECHANICAL INFORMATION









		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		Α	0.7	0.75	0.8
STAND OFF		A1	0	0.02	0.05
MOLD THICKNESS		A2		0.55	
L/F THICKNESS		А3		0.203 REF	
LEAD WIDTH		ь	0.15	0.2	0.25
BODY SIZE	X	D		5 BSC	
DODT SIZE	Y	E		5 BSC	
LEAD PITCH		е		0.4 BSC	
EP SIZE	X	D2	3.3	3.4	3.5
Lr SIZL	Y	E2	3.3	3.4	3.5
LEAD LENGTH		L	0.3	0.4	0.5
LEAD TIP TO EXPOSED	PAD EDGE	K	0.4 REF		
PACKAGE EDGE TOLERA	NCE	aaa	0.1		
MOLD FLATNESS		ccc	0.1		
COPLANARITY		eee	0.08		
LEAD OFFSET		bbb	0.07		
EXPOSED PAD OFFSET		fff	0.1		
	_	_		_	





10 ORDERING INFORMATION

Part Number	Grade	Package	Packaging	Status	Operation Temp
YT8511C	Consumer	QFN 40 5x5 mm	Tape & Reel Qty: 3000	Mass Production	0 ~70°C
YT8511H	Industrial	QFN 40 5x5 mm	Tape & Reel Qty: 3000	Mass Production	-40 ~ 85°C

