

CYBLE-013025-00 CYBLE-013030-00

EZ-BLE[™] WICED Module

General Description

The CYBLE-0130XX-00 is a fully integrated Bluetooth[®] Low Energy (BLE) wireless module solution. The CYBLE-0130XX-00 includes an onboard crystal oscillator, passive components, flash memory, and the Cypress CYW20737 silicon device. Refer to the CYW20737 datasheet for additional details on the capabilities of the silicon device used in this module.

The CYBLE-0130XX-00 supports peripheral functions (ADC and PWM), as well as serial communication (UART, SPI, I²C). The CYBLE-0130XX-00 includes a royalty-free BLE stack compatible with Bluetooth 4.1 in a 14.5 x 19.2 x 2.25 mm package.

The CYBLE-013025-00 includes 128 KB of onboard serial flash memory and is designed for standalone operation. The CYBLE-013030-00 does not contain onboard flash, requiring an external host to control the module via HCI commands or an external host to perform a RAM upload procedure, where the uploaded code will then execute from RAM. The CYBLE-013030-00 can also interface to external flash on the host board.

The CYBLE-0130XX-00 is fully qualified by Bluetooth SIG and is targeted at applications requiring cost-optimized BLE wireless connectivity. The CYBLE-013025-00 is footprint compatible^[1] with the Cypress CYBLE-x120xx-00 module family.

Module Description

- Module size: 14.52 mm × 19.20 mm × 2.25 mm
- Bluetooth LE 4.1 listed single-mode module
 QDID: 96386
 Declaration ID: D035307
- Certified to FCC, ISED, MIC, and CE regulations
- Castelated solder pad connections for ease-of-use
- 128 KB on-module serial flash memory (CYBLE-013025-00)
- 60-KB SRAM memory
- Up to 14 GPIOs
- Temperature range: -30 °C to +85 °C
- Cortex-M3 32-bit processor
- Supports RSA encryption/decryption and key exchange mechanisms (up to 4 kbit)
- Maximum TX output power: +4.0 dbm
- RX Receive Sensitivity: –94 dbm
- Received signal strength indicator (RSSI) with 1-dB resolution

Power Consumption

- One-second interval average: 120 uA
- Advertising Only Current (20-ms interval): 2.7 mA
- Cypress CYW20737 silicon low-power mode support
 □ Sleep: 50-µA typical
 □ Deep Sleep (HIDOFF): 1.5-µA typical

Functional Capabilities

- 10-bit auxiliary ADC with nine analog channels
- Serial communications interface (compatible with Philips[®] I2C slaves)
- Serial peripheral interface (SPI) support for both master and slave modes
- Four dedicated PWM blocks
- BLE protocol stack supporting generic access profile (GAP) Central, Peripheral, Observer, or Broadcaster roles
- Programmable output power from –20 dbm to +4 dBm (steps of ± 4 dBm)
- Quadrature Decoder

Benefits

CYBLE-0130XX-00 provides all necessary components required to operate BLE communication standards.

- Proven hardware design ready to use
- Cost optimized for applications without space constraints
- Nonvolatile memory for self-sufficient operation (CYBLE-013025-00 only)
- Over-the-air update capable for in-field updates (CYBLE-013025-00 only)
- Bluetooth SIG qualified with QDID and Declaration ID
- Fully certified module eliminates the time needed for design, development, and certification processes
- WICEDTM SMART provides an easy-to-use integrated design environment (IDE) to configure, develop, and program a BLE application
- Pre-programmed EZ-Serial firmware platform to allow for easy-to-use out of the box Bluetooth Low Energy connectivity

Note

198 Champion Court

٠

CYBLE-0130XX-00 global connections (Power, Ground, XRES, etc) are pad compatible with the CYBLE-x120xx-00 family of modules. Available GPIO and functions
may not be 100% compatible with your design. A review of the pad location and function within your design should be complete to determine if the CYBLE-013025-00
is completely pad-compatible to the CYBLE-x120xx-00 modules.



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

- Overview: EZ-BLE Module Portfolio, Module Roadmap
- EZ-BLE WICED Product Overview
- CYW20737 BLE Silicon Datasheet
- Knowledge Base Article
 - □ KBA97095 EZ-BLE[™] Module Placement
 - □ KBA213260 RF Regulatory Certifications for CY-BLE-013025-00 and CYBLE-013030-00 EZ-BLE[™] WICED Modules
 - □ KBA213976 FAQ for BLE and Regulatory Certifications with EZ-BLE modules
 - KBA210802 Queries on BLE Qualification and Declaration Processes

- Development Kits:
- CYBLE-013025-EVAL, CYBLE-013025-00 Evaluation Board
- Test and Debug Tools:
- □ CYSmart, Bluetooth[®] LE Test and Debug Tool (Windows)
 □ CYSmart Mobile, Bluetooth[®] LE Test and Debug Tool (Android/iOS Mobile App)

Two Easy-To-Use Design Environments to Get You Started Quickly

Wireless Connectivity for Embedded Devices Smart (WICED Smart) Software Development Kit (SDK)

Cypress's WICED[®] Smart Version 2.2.3 (Wireless Connectivity for Embedded Devices) is a full-featured platform with proven Software Development Kits (SDKs) and turnkey hardware solutions from partners to readily enable Wi-Fi and Bluetooth connectivity in system design.

The WICED Smart SDK includes the tools and software needed to create BLE peripheral and central devices for a wide range of products. The SDK is available as a standalone compressed file or as a separate installer bundled with the WICED Integrated Development Environment.

EZ-Serial[™] BLE Firmware Platform

The EZ-Serial Firmware Platform provides a simple way to access the most common hardware and communication features needed in BLE applications. EZ-Serial implements an intuitive API protocol over the UART interface and exposes various status and control signals through the module's GPIOs, making it easy to add BLE functionality quickly to existing designs.

Use a simple serial terminal and evaluation kit to begin development without requiring an IDE.

EZ-BLE modules are pre-flashed with the EZ-Serial Firmware Platform. If you do not have EZ-Serial pre-loaded on your module, you can download each EZ-BLE module's firmware images on the EZ-Serial webpage.

Technical Support

- Cypress Community: Whether you are a customer, partner, or a developer interested in the latest Cypress innovations, the Cypress Developer Community offers you a place to learn, share, and engage with both Cypress experts and other embedded engineers around the world.
- Frequently Asked Questions (FAQs): Learn more about our BLE ECO System.
- Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States, you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.



Contents

Overview	. 4
Functional Block Diagram	
Module Description	
Pad Connection Interface	. 6
Recommended Host PCB Layout	
Module Connections	. 9
Connections and Optional External Components	
Power Connections (VDD)	
External Reset (XRES)	
Dual-Bonded GPIO Connections	
External 32 kHz Clock/Crystal Oscillator Input	
Using CYBLE-013030-00 with External Flash	
Critical Components List	
Antenna Design	
Bluetooth Baseband Core	
Security	
ADC Port	
Serial Peripheral Interface	
Microprocessor Unit	
External Reset (XRES)	18
Integrated Radio Transceiver	19
Transmitter Path	
Digital Modulator	
Power Amplifier	
Receiver Path	
Digital Demodulator and Bit Synchronizer	
Receiver Signal Strength Indicator	
Local Oscillator (LO)	
Calibration	
Internal LDO Regulator	
Peripheral Transport Unit	
Clock Frequencies	
Peripheral Block	
32 kHz Crystal Oscillator (Optional)	
GPIO Port	22

PWM	22
Power Management Unit	24
RF Power Management	
Host Controller Power Management	24
BBC Power Management	
Electrical Characteristics	25
RF Specifications	27
Timing and AC Characteristics	29
UART Timing	29
SPI Timing	
BSC Interface Timing	
Environmental Specifications	32
Environmental Compliance	
RF Certification	
Safety Certification	
Environmental Conditions	
ESD and EMI Protection	
Regulatory Information	33
FCC	
Innovation, Science and Economic Development (ISI	
Canada Certification	
European Declaration of Conformity	
MIC Japan	
Packaging	
Ordering Information	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	41



Overview

Functional Block Diagram

Figure 1 illustrates the CYBLE-0130XX-00 functional block diagram.



Figure 1. Functional Block Diagram

Module Description

The CYBLE-0130XX-00 module is a complete module designed to be soldered to the application's main board.

Module Dimensions and Drawing

Cypress reserves the right to select components from various vendors to achieve the Bluetooth module functionality. Such selections will still guarantee that all mechanical specifications and module certifications are maintained. Designs should be held within the physical dimensions shown in the mechanical drawings in Figure 2 on page 5. All dimensions are in millimeters (mm).

Table 1. Module Design Dimensions

Dimension Item	Specification	
Module dimensions	Length (X)	14.52 ± 0.10 mm
	Width (Y)	19.50 ± 0.10 mm
Antenna connection location dimensions	Length (X)	14.52 mm
	Width (Y)	4.80 mm
PCB thickness	Height (H)	0.80 ± 0.10 mm
Shield height	Height (H)	1.45 mm typical
Maximum component height	Height (H)	1.45 mm typical
Total module thickness (bottom of module to highest component)	Height (H)	2.25 mm typical

See Table 2 on page 5 for the CYBLE-0130XX-00 mechanical reference drawing.







Notes

- No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on recommended host PCB layout, see "Recommended Host PCB Layout" on page 7.
- recommended host PCB layout, see "Recommended Host PCB Layout" on page 7. 3. The CYBLE-013025-00 includes castellated pad connections, denoted as the circular openings at the pad location above.



Pad Connection Interface

As shown in the bottom view of Figure 2 on page 5, the CYBLE-0130XX-00 connects to the host board via solder pads on the backside of the module. Table 2 and Figure 3 detail the solder pad length, width, and pitch dimensions of the CYBLE-0130XX-00 module.

Table 2. Connection Description

Name	Connections	Connection Type	Pad Length Dimension	Pad Width Dimension	Pad Pitch
SP	31	Solder Pads	1.02 mm	0.71 mm	1.27 mm



Figure 3. Solder Pad Dimensions (Seen from Bottom

To maximize RF performance, the host layout should follow these recommendations:

- 1. Antenna Area Keepout: The host board directly below the antenna area of the Cypress module (see Figure 2 on page 5) must contain no ground or signal traces. This keep out area requirement applies to all layers of the host board.
- 2. Module Placement: The ideal placement of the Cypress Bluetooth module is in a corner of the host board with the PCB trace antenna located at the far corner. This placement minimizes the additional recommended keep out area stated in item 2. Refer to AN96841 for module placement best practices.

Figure 4. Recommended Host PCB Keep Out Area Around the CYBLE-0130XX-00 Antenna





Recommended Host PCB Layout

Figure 5, Figure 6, Figure 7, and Table 3 provide details that can be used for the recommended host PCB layout pattern for the CYBLE-0130XX-00. Dimensions are in millimeters unless otherwise noted. Pad length of 1.27 mm (0.635 mm from center of the pad on either side) shown in Figure 7 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 5, Figure 6, or Figure 7. It is not necessary to use all figures to complete the host PCB layout pattern.

Figure 5. CYBLE-0130XX-00 Host Layout (Dimensioned)

Figure 6. CYBLE-0130XX-00 Host Layout (Relative to Origin)



Top View (Seen on Host PCB)



Top View (Seen on Host PCB)



Table 3 provides the center location for each solder pad on the CYBLE-0130XX-00. All dimensions are referenced to the center of the solder pad. Refer to Figure 6 for the location of each module solder pad.

Table 3. Module Solder Pad Location

Solder Pad (Center of Pad)	Location (X,Y) from Orign (mm)	Dimension from Orign (mils)
1	(0.39, 4.88)	(15.35, 192.13)
2	(0.39, 6.15)	(15.35, 242.13)
3	(0.39, 7.42)	(15.35, 292.13)
4	(0.39, 8.69)	(15.35, 342.13)
5	(0.39, 9.96)	(15.35, 392.13)
6	(0.39, 11.23)	(15.35, 442.13)
7	(0.39, 12.50)	(15.35, 492.13)
8	(0.39, 13.77)	(15.35, 542.13)
9	(0.39, 15.04)	(15.35, 592.13)
10	(0.39, 16.31)	(15.35, 642.13)
11	(0.39, 17.58)	(15.35, 692.13)
12	(2.04, 18.82)	(80.31, 740.94)
13	(3.31, 18.82)	(130.31, 740.94)
14	(4.58, 18.82)	(180.31, 740.94)
15	(5.85, 18.82)	(230.31, 740.94)
16	(7.12, 18.82)	(280.31, 740.94)
17	(8.39, 18.82)	(330.31, 740.94)
18	(9.66, 18.82)	(380.31, 740.94)
19	(10.93, 18.82)	(430.31, 740.94)
20	(12.20, 18.82)	(480.31, 740.94)
21	(13.47, 18.82)	(530.31, 740.94)
22	(14.14, 16.31)	(556.69, 642.12)
23	(14.14, 15.04)	(556.69, 592.12)
24	(14.14, 13.77)	(556.69, 542.12)
25	(14.14, 12.50)	(556.69, 492.12)
26	(14.14, 11.23)	(556.69, 442.12)
27	(14.14, 9.96)	(556.69, 392.12)
28	(14.14, 8.69)	(556.69, 342.12)
29	(14.14, 7.42)	(556.69, 292.12)
30	(14.14, 6.15)	(556.69, 242.12)
31	(14.14, 4.88)	(556.69, 192.12)

<0,0> (14.52,0)-DRIGIN PAD31--PAD1 Г¢ Þ ц, -DETAIL A Þ Þ Ц Þ PAD22 6 Ц PAD11 6 66 (14.52,19.2)--(0,19.2) PAD12-PAD21 Top View (Seen on Host PCB)

Figure 7. Solder Pad Reference Location



Dimension from



Module Connections

Table 4 and Table 5 detail the solder pad connection definitions and available functions for the pad connections for the CYBLE-013025-00 and CYBLE-013030-00 respectively. Table 4 and Table 5 lists the solder pads on the CYBLE-0130XX-00 modules, the silicon device pin, and denotes what functions are available for each solder pad.

7 P14/38 ^[6] SPI2_MOSI (P38) (master/slave) ✓ PWM2 (P14/P38) ✓ 8 P13/28 ^[6] P13/28 ^[6] PUMAT_TX SPI2_CLK (P13) OC2 (P28) ✓ 9 P24 PUART_TX SPI2_CLK (master/slave) V V (P13) (P13) OC2 (P28) ✓ 10 NC Not Connect V V ✓ 11 NC Not Connect V ✓ ✓ 13 P4 PUART_RX SPI2_MISO (master/slave) Y0 ✓ ✓ 14 P2 PUART_RX SPI2_MOSI (master)/ SPI2_CLK (master/slave) Y0 ✓ ✓ 15 VDD VDD (2.3 V ~ 3.63 V) X1 ✓ ✓ 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 ✓ 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) V 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) ✓ 20 <	Pad	Pad Name	UART	SPI ^[4]	I2C	ADC	PWM	QD ^[5]	CLK/XTAL	GPIO	Other
3 GND/NC Ground/No Connect 4 P11/27 ^[5] SPI2_MOSI (P27) (master/slave) V PWM1 (P11) OC1 (P27) XTAL132K (P27) / 5 P1226 ^[6] SPI2_CS (P26) (slave) / PWM0 (P12) OC1 (P27) XTAL032K (P12) / 6 P15 // / PWM2 / / 7 P14/38 ^[6] SPI2_CS (P28) (master/slave) / PWM2 / / 8 P13/28 ^[6] SPI2_CLK (master/slave) PWM2 / / / 9 P24 PUART_TX SPI2_CLK (master/slave) PWM2 / / 10 NC Not Connect / / / / 11 NC Not Connect / / / / 13 P4 PUART_RX SPI2_MOSI (master)/ (master/slave) Y0 / / 14 P2 PUART_RX SPI2_MOSI (master)/ (master/slave) X1 / / 16	1	XRES	External Reset (Active Low)								
4 P11/27[5] SPI2_MOSI (P27) (master/slave) / PWM0 (P11) OC1 (P27) XTAL132K (P11) / 5 P12/26[6] SPI2_CS (P26) (slave) / / PWM0 (P12) OC1 (P26) XTAL132K (P11) / 6 P15 // / / PWM0 (P12) OC2 (P26) XTAL032K (P12) / 7 P14/38[6] // / / / / / 8 P13/28[6] SPI2_MOSI (P38) (master/slave) / PWM3 (P14/P38) OC2 (P28) / / 9 P24 PUART_TX SPI2_CLK (master/slave) / / / 10 NC Not Connect / / / / / 11 NC Not Connect / / / / 12 P25 PUART_RX SPI2_MOSI (master/slave) Y0 / / 13 P4 PUART_RX SPI2_MOSI (master/slave) Y0 / / <tr< td=""><td>2</td><td>GND/NC</td><td></td><td colspan="8"></td></tr<>	2	GND/NC									
A PH12/F (master/slave) (P11) (P27) (P27) (P11) ✓ 5 P12/26 ^[6] SPI2_CS (P26) / / PWM0 OCO XTAL032K / 6 P15 // / / / / / 7 P14/38 ^[6] SPI2_NOSI (P38) / / PWM0 / / 8 P13/28 ^[6] (master/slave) / PMM3 OC2 / / 9 P24 PUART_TX SPI2_CLK PWM3 OC2 / / 10 NC Not Connect / / / / / 11 NC SPI2_MOSI (master/slave) Not Connect / / / 13 P4 PUART_RX SPI2_MOSI (master/slave) Y0 / / 14 P2 PUART_RX SPI2_CS (slave) X0 / / 15 VDD VDC (.3 V ~ 3.63 V) / / </td <td>3</td> <td>GND/NC</td> <td></td> <td></td> <td>(</td> <td>Ground/No Cor</td> <td>nnect</td> <td></td> <td></td> <td></td> <td></td>	3	GND/NC			(Ground/No Cor	nnect				
S P12/26* (slave) (P12) (P26) (P26) (P12) ✓ 6 P15 ✓ <td< td=""><td>4</td><td>P11/27^[5]</td><td></td><td>(master/slave)</td><td></td><td>✓ (P11)</td><td>PWM1 (P27)</td><td>OC1 (P27)</td><td>XTALI32K (P11)</td><td>1</td><td></td></td<>	4	P11/27 ^[5]		(master/slave)		✓ (P11)	PWM1 (P27)	OC1 (P27)	XTALI32K (P11)	1	
7 P14/38 ^[6] SPI2_MOSI (P38) (master/slave) ✓ PWM2 (P14/P38) PWM2 (P14) ✓ 8 P13/28 ^[6] P13/28 ^[6] PUART_TX SPI2_CLK (master/slave) PWM3 (P13) OC2 (P28) OC2 (P28) ✓ 9 P24 PUART_TX SPI2_CLK (master/slave) V ✓ ✓ 10 NC Not Connect V ✓ ✓ 11 NC Not Connect ✓ ✓ 12 P25 PUART_RX SPI2_MISO (master/slave) Y0 ✓ 13 P4 PUART_RX SPI2_MOSI (master/slave) Y0 ✓ 14 P2 PUART_RX SPI2_CLK (master/slave) Y0 ✓ 15 VDD VDD (2.3 V - 3.63 V) X1 ✓ 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 ✓ 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) <td>5</td> <td>P12/26^[6]</td> <td></td> <td>SPI2_CS (P26) (slave)</td> <td></td> <td>•</td> <td></td> <td>OC0 (P26)</td> <td>XTALO32K (P12)</td> <td>1</td> <td></td>	5	P12/26 ^[6]		SPI2_CS (P26) (slave)		•		OC0 (P26)	XTALO32K (P12)	1	
1 P14/38) (P14/938) (P12/938)	6	P15				1				1	SWDIO
8 P13/28 ^[6] P13 P14 PUART_RX SPI2_MOSI (master/slave) Not Connect 11 NC NC Not Connect Y0 ✓ 13 P4 PUART_RX SPI2_MOSI (master/slave) Y0 ✓ 14 P2 PUART_RX SPI2_CS (slave) VDD (2.3 V ~ 3.63 V) ✓ 15 VDD VDD (2.3 V ~ 3.63 V) X1 ✓ 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 X1 ✓ 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) 19 P1	7	P14/38 ^[6]		SPI2_MOSI (P38) (master/slave)			PWM2 (P14)			1	
9 P24 P0ATI_IA (master/slave) Not Connect 10 NC Not Connect Not Connect 11 NC Not Connect V 12 P25 PUART_RX SPI2_MISO (master/slave) V V 13 P4 PUART_RX SPI2_MOSI (master/slave) Y0 V 14 P2 PUART_RX SPI2_MOSI (master)/ SPI2_CS (slave) X0 V 15 VDD VDD (2.3 V ~ 3.63 V) VI V VI 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 V 17 P8/33 ⁽⁶⁾ No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) VI 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) V 19 P1 PUART_RTS SPI2_MISO (master/slave) ✓ ✓ 20 P0 PUART_TX SPI2_MOSI (master/slave) ✓ ✓ ✓ 21 SDA I22_SCL I22_SCL ✓ ✓	8	P13/28 ^[6]				(P13/P28)	(P13) PWM2	OC2 (P28)		1	
11 NC Not Connect 12 P25 PUART_RX SPI2_MISO (master/slave) / / 13 P4 PUART_RX SPI2_MOSI (master/slave) Y0 / 14 P2 PUART_RX SPI2_MOSI (master)/ (master/slave) X0 / 15 VDD VDD (2.3 V - 3.63 V) // // 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 / 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) // 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) // 19 P1 PUART_RTS SPI2_MOSI (master/slave) / // 20 P0 PUART_TX SPI2_MOSI (master/slave) / // // 21 SDA I2C_SDA // // // // 23 UP_TX UART_RXD I2C_SCL // // // 25 GND Ground Ground	9	P24	PUART_TX							1	
12 P25 PUART_RX SPI2_MISO (master/slave) Image: spice of the spice of	10	NC				Not Connec	t				
12 P23 PURT_RX (master/slave) V 13 P4 PUART_RX SPI2_MOSI (master/slave) Y0 V 14 P2 PUART_RX SPI2_MOSI (master/slave) X0 V 15 VDD VDD (2.3 V ~ 3.63 V) VD V 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 V 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) VD 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) V 19 P1 PUART_RTS SPI2_MOSI (master/slave) V V V 20 P0 PUART_TX SPI2_MOSI (master/slave) V V V V 21 SDA I2C_SDA V V V V V 23 UP_TX UART_TXD I2C_SCL V V V V V 24 UP_RX UART_RXD Ground V V V V V V V V V V V </td <td>11</td> <td>NC</td> <td></td> <td></td> <td></td> <td>Not Connec</td> <td>ct</td> <td></td> <td></td> <td></td> <td></td>	11	NC				Not Connec	ct				
13 P4 PORT_RX (master/slave) 10 V 14 P2 PUART_RX SPI2_MOSI (master)/ SPI2_CS (slave) X0 ✓ 15 VDD VDD (2.3 V ~ 3.63 V) X1 ✓ 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 ✓ 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) X1 ✓ 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) ✓ 19 P1 PUART_RTS SPI2_MISO (master/slave) ✓ ✓ 20 P0 PUART_TX SPI2_MOSI (master/slave) ✓ ✓ ✓ 21 SDA I2C_SDA ✓ ✓ ✓ 23 UP_TX UART_TXD I2C_SCL ✓ ✓ 24 UP_RX UART_RXD Ground ✓ ✓ 25 GND Ground Ground ✓ ✓ 25 GND Ground Ground	12	P25	PUART_RX	(master/slave)						1	
14 12 10 KK_LKK SPI2_CS (slave) X0 X0 X0 15 VDD VDD (2.3 V ~ 3.63 V) VDD (2.3 V ~ 3.63 V) X1 ✓ 16 P3 PUART_CTS SPI2_CLK (master/slave) X1 ✓ ✓ 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) ✓ ✓ 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) ✓ ✓ 19 P1 PUART_RTS SPI2_MISO (master/slave) ✓ ✓ ✓ 20 P0 PUART_TX SPI2_MOSI (master/slave) ✓ ✓ ✓ ✓ 21 SDA I2C_SCL ✓ ✓ ✓ ✓ ✓ 23 UP_TX UART_TXD I2C_SCL ✓ ✓ ✓ ✓ 25 GND Ground Ground ✓ ✓ ✓ ✓ 24 UP_RX UART_RXD Ground ✓ ✓ ✓ ✓ ✓ 25 GND Ground Ground <td>13</td> <td>P4</td> <td>PUART_RX</td> <td>SPI2_MOSI (master/slave)</td> <td></td> <td></td> <td></td> <td>Y0</td> <td></td> <td>1</td> <td></td>	13	P4	PUART_RX	SPI2_MOSI (master/slave)				Y0		1	
16 P3 PUART_CTS SPI2_CLK (master/slave) X1 X1 X 17 P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) 18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) 19 P1 PUART_RTS SPI2_MISO (master/slave) ✓ ✓ 20 P0 PUART_TX SPI2_MOSI (master/slave) ✓ ✓ 21 SDA I2C_SDA ✓ ✓ 22 SCL I2C_SCL ✓ ✓ 23 UP_TX UART_TXD ✓ ✓ 24 UP_RX UART_RXD ✓ ✓ 25 GND Ground ✓ ✓ 26 GND Ground ✓ ✓ 25 GND Ground ✓ ✓ 26 GND Ground ✓ ✓ 27 GND Ground ✓ ✓ 28 GND Ground ✓ ✓ 29 NC Not Connect Not Connect <td>14</td> <td>P2</td> <td>PUART_RX</td> <td>SPI2_MOSI (master)/ SPI2_CS (slave)</td> <td></td> <td></td> <td></td> <td>X0</td> <td></td> <td>1</td> <td></td>	14	P2	PUART_RX	SPI2_MOSI (master)/ SPI2_CS (slave)				X0		1	
16P3POART_CTS(master/slave)A1V17P8/33 ^[6] No Connect (Used for on-module memory SPI interface for CYBLE-013025-00)18P32No Connect (Used for on-module memory SPI interface for CYBLE-013025-00)19P1PUART_RTSSPI2_MISO (master/slave)✓20P0PUART_TXSPI2_MOSI (master/slave)✓21SDAI2C_SDA✓22SCLI2C_SCL✓23UP_TXUART_TXD✓24UP_RXUART_RXD✓25GNDGround26GNDGround27GNDGround28GNDNot Connect	15	VDD			V	DD (2.3 V ~ 3.	63 V)	•		•	
18 P32 No Connect (Used for on-module memory SPI interface for CYBLE-013025-00) 19 P1 PUART_RTS SPI2_MISO (master/slave) ✓ ✓ 20 P0 PUART_TX SPI2_MOSI (master/slave) ✓ ✓ 21 SDA I2C_SDA ✓ ✓ 22 SCL I2C_SCL ✓ ✓ 23 UP_TX UART_TXD I2C_SCL ✓ 24 UP_RX UART_RXD ✓ ✓ 25 GND Ground ✓ ✓ 26 GND Ground Ground ✓ 28 GND Ground Ground ✓	16		PUART_CTS	SPI2_CLK (master/slave)				X1		1	
19P1PUART_RTSSPI2_MISO (master/slave)✓✓20P0PUART_TXSPI2_MOSI (master/slave)✓✓21SDAIZC_SDA✓✓22SCLIZC_SCL✓✓23UP_TXUART_TXDIZC_SCL✓24UP_RXUART_RXD✓✓25GNDGround✓26GNDGround27GNDGround28GNDOround29NCNot Connect	17	P8/33 ^[6]									
19PTPOART_RTS(master/slave)Image: constant state s	18	P32			d for on-mod	ule memory SP	PI interface	for CYBLE-	013025-00)		
20 P0 POART_TX (master/slave) Image: Constraint of the state of the st	19	P1	PUART_RTS			1				1	
22 SCL IZC_SCL ICC_SCL 23 UP_TX UART_TXD IIIC_SCL IIIC_SCL 24 UP_RX UART_RXD IIIC_SCL IIIC_SCL 25 GND Ground IIIC_SCL IIIC_SCL 26 GND Ground IIIC_SCL IIIC_SCL 27 GND Ground Ground 28 GND Ground 29 NC Not Connect	20	P0	PUART_TX			1				1	
23 UP_TX UART_TXD // 24 UP_RX UART_RXD // 25 GND Ground 26 GND Ground 27 GND Ground 28 GND Ground 29 NC Not Connect	21	SDA			I2C_SDA					~	
24 UP_RX UART_RXD 25 GND 26 GND 27 GND 28 GND 29 NC	22	SCL			I2C_SCL					1	
25 GND Ground 26 GND Ground 27 GND Ground 28 GND Ground 29 NC Not Connect	23	UP_TX	UART_TXD							1	
26 GND Ground 27 GND Ground 28 GND Ground 29 NC Not Connect	24	UP_RX	UART_RXD							1	
27 GND Ground 28 GND Ground 29 NC Not Connect	25	GND				Ground			•		
28 GND Ground 29 NC Not Connect	26	GND				Ground					
29 NC Not Connect	27	GND				Ground					
	28	GND		Ground							
20 NC Not Connect	29					Not Connec	t				
	30	NC		Not Connect							
31 NC Not Connect	31	NC				Not Connec	t				

Notes
4. The CYBLE-013025-00 contains a single SPI (SPI2) peripheral supporting both master or slave configurations. SPI1 is used for on-module serial memory interface.

5. Quadrature Decoder.

6. The chip pin for this connection is dual-bonded. Use of the internal chip super-mux is required to configure the desired output signal on these connections.



Table 5. CYBLE-013030-00 Solder Pad Connection Definitions

Pad	Pad Name	UART	SPI ^[7]	I2C	ADC	PWM	QD ^[8]	CLK/XTAL	GPIO	Other	
1	XRES	External Reset (Active Low)									
2	GND/NC		Ground/No Connect								
3	GND/NC			G	round/No Con	nect					
4	P11/27 ^[9]		SPI2_MOSI (P27) (master/slave)		✓ (P11)	PWM1 (P27)	OC1 (P27)	XTALI32K (P11)	1		
5	P12/26 ^[9]		SPI1_MISO (P26, Master) SPI2_CS (P26, slave)		✓ (P12))	PWM0 (P26)	OC0 (P26)	XTALO32K (P12)	1		
6	P15				1				1	SWDIO	
7	P14/38 ^[9]		SPI2_MOSI (P38) (master/slave)		✓ (P14/P38)	PWM2 (P14)			1		
8	P13/28 ^[9]				(P13/P28)	PWM3 (P13) PWM2 (P28)	OC2 (P28)		1		
9	P24	PUART_TX	SPI1_MISO (master) SPI2_CLK (master/slave)						1		
10	NC				Not Connec	t					
11	NC				Not Connec	t					
12	P25	PUART_RX	SPI2_MISO (master/slave)						1		
13	P4	PUART_RX	SPI2_MOSI (master)				Y0		1		
14	P2	PUART_RX	SPI2_MOSI (master)/ SPI2_CS (slave)				X0		1		
15	VDD			VI	DD (1.62V - 3.	63V)					
16	P3	PUART_CTS	SPI2_CLK (master/slave)				X1		1		
17	P8/33 ^[7]	PUART_RX (P33)	SPI2_MOSI (P33) (slave) SPI1_CS (P33) (master)		✓ (P8/P33)		X1 (P33)	ACLK1 (P33)	1		
18	P32	PUART_TX	SPI1_MISO (master) SPI2_CS (slave)		1			ACLK0	1		
19	P1	PUART_RTS	SPI2_MISO (master/slave)		1				1		
20	P0	PUART_TX	SPI2_MOSI (master/slave)		1				1		
21	SDA		SPI1_MOSI (master)	I2C_SDA					1		
22	SCL		SP1_CLK (master)	I2C_SCL					1		
23	UP_TX	UART_TXD							1		
24	UP_RX	UART_RXD							1		
25	GND				Ground					•	
26	GND				Ground						
27	GND				Ground						
28	GND				Ground						
29	NC				Not Connec	t					
30	NC				Not Connec	t					
31	NC		Not Connect								

Notes

The CYBLE-013025-00 contains a single SPI (SPI2) peripheral supporting both master or slave configurations. SPI1 is used for on-module serial memory interface.
 Quadrature Decoder.

9. The chip pin for this connection is dual-bonded. Use of the internal chip super-mux is required to configure the desired output signal on these connections.



Connections and Optional External Components

Power Connections (VDD)

The CYBLE-0130XX-00 contains one power supply connection, VDD, which accepts a supply input range of 2.3 V to 3.63 V (CYBLE-013025-00) or 1.62 V to 3.63 V (CYBLE-013030-00). Table 14 provides these specifications. The maximum power supply ripple for this power connection is 100 mV, as shown in Table 14.

It is not required to add any power supply decoupling or noise reduction circuitry on the host PCB. If desired, an external ferrite bead between the supply and the module connection can be included, but is not necessary. If used, the ferrite bead should be positioned as close as possible to the module connection. If used, the recommended ferrite bead value is 330 Ω , 100 MHz.

External Reset (XRES)

The CYBLE-0130XX-00 has an integrated power-on reset circuit, which completely resets all circuits to a known power on state. This action can also be evoked by an external reset signal, forcing it into a power-on reset state. The XRES signal is an active-low signal, which is an input to the CYBLE-0130XX-00 module (solder pad 1). The CYBLE-0130XX-00 module does not require an external pull-up resistor on the XRES input

During power-on operation, the XRES connection to the CYBLE-0130XX-00 is required to be held low 50 ms after the VDD power supply input to the module is stable. This can be accomplished in the following ways:

- The host device should connect a GPIO to the XRES of Cypress CYBLE-0130XX-00 module and pull XRES low until VDD is stable. XRES is recommended to be released 50 ms after VDD is stable.
- If the XRES connection of the CYBLE-0130XX-00 module is not used in the application, a 0.47-µF capacitor may be connected to the XRES solder pad of the CYBLE-0130XX-00 to delay the XRES release. The capacitor value for this recommended implementation is approximate, and the exact value may differ depending on the VDD power supply ramp time of the system. The capacitor value should result in an XRES release timing of 50 ms after VDD stability.
- The XRES release may be controlled by a external voltage detection circuit. XRES should be released 50 ms after VDD is stable.

Refer to Figure 10 on page 19 for XRES operating and timing requirements during power on events.

Dual-Bonded GPIO Connections

The CYBLE-013030-00 contains five GPIOs that are dual-bonded at the silicon level (four such pins exist on the CYBLE-013025-00). Solder pads 4, 5, 7, 8, and 17 are the module connections with dual-bonded silicon I/O. If any of these dual-bonded GPIO are used, only the functionality and features for one of these port pins may be used. The desired port pin should be configured in the WICED SMART SDK. For details on the features and functions that each of these dual-bonded GPIOs provide, refer to Table 4 and Table 5. For additional information on all available GPIOs, refer to GPIO Port on page 22.

External 32-kHz Clock/Crystal Oscillator Input

The CYBLE-0130XX-00 provides the option to connect an external 32-kHz crystal oscillator or clock input instead of using the internal Local Oscillator (LO). Solder pads 4 and 5 of the CYBLE-0130XX-00 module provide this connection option. Note that these connections are also dual-bonded GPIOs, requiring the appropriate GPIO to be selected to enable external clocking functionality. The specific pins required are as follows:

- Module Solder Pad 4, Silicon GPIO P11 Must be assigned as XTALI32K (Crystal Input terminal)
- Module Solder Pad 5, Silicon GPIO P12 Must be assigned as XTALO32K (Crystal Output terminal)

This option may be desired for customers who wish to achieve minimum power consumption in their application. Refer to 32-kHz Crystal Oscillator (Optional) on page 21 for details on the requirements for an external 32-kHz input to the CYBLE-0130XX-00.

Using CYBLE-013030-00 with External Flash

The CYBLE-013030-00 does not contain any on-module nonvolatile memory. If desired, the CYBLE-013030-00 can be used with an external memory device (EEPROM or SFLASH). If EEPROM is used as an external memory device with I²C interface, module solder pads 21 (SDA) and 22 (SCL) must be used as the I²C interface.

If using external SFLASH as the memory interface, SPI1 (master) must be used as the interface to the SFLASH device. The specific GPIO required and the applicable SPI signal is listed below. These are the same signals used for the SFLASH interface on the CYBLE-013025-00.

- 1. SPI signal MOSI: Module Solder Pad 21, silicon GPIO SDA
- 2. SPI signal MISO: Module Solder Pad 18, silicon GPIO P32
- 3. SPI Signal CLK: Module Solder Pad 22, silicon GPIO SCL
- 4. SPI Signal CS: Module Solder Pad 17, silicon GPIO P8



Figure 8 illustrates the CYBLE-013025-00 schematic.



Figure 8. CYBLE-013025-00 Schematic Diagram



Critical Components List

Table 6 details the critical components used in the CYBLE-0130XX-00 module.

Table 6. Critical Component List

Component	Reference Designator	Description
Silicon	U1	32-pin QFN BLE Silicon Device - CYW20737
Silicon	U2	8-pin TDF8N, 128K Serial Flash (CYBLE-013025-00)
Crystal	Y1	24.000 MHz, 12PF

Antenna Design

Table 7 details the trace antenna used in the CYBLE-0130XX-00 module. For more information, see Table 7.

Table 7. Trace Antenna Specifications

ltem	Description
Frequency Range	2400–2500 MHz
Peak Gain	–0.5 dBi
Return Loss	10 dB minimum





Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time-critical functions required for a high-performance Bluetooth operation. The BBC manages the buffering, segmentation, and data routing for all connections. It also buffers data that passes through it, handles data flow control, schedules ACL TX/RX transactions, monitors Bluetooth slot usage, optimally segments and packages data into baseband packets, manages connection status indicators, and composes and decodes HCI packets. In addition to these functions, it independently handles HCI event types and HCI command types.

The following transmit and receive functions are also implemented in the BBC hardware to increase TX/RX data reliability and security before sending over the air:

- Receive Functions: symbol timing recovery, data deframing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), data decryption, and data dewhitening.
- Transmit Functions: data framing, FEC generation, HEC generation, CRC generation, link key generation, data encryption, and data whitening.

Frequency Hopping Generator

The frequency hopping sequence generator selects the correct hopping channel number depending on the link controller state, Bluetooth clock, and device address.

E0 Encryption

The encryption key and the encryption engine are implemented using dedicated hardware to reduce software complexity and provide minimal processor intervention.

Link Control Layer

The link control layer is part of the Bluetooth link control functions that are implemented in dedicated logic in the Link Control Unit (LCU). This layer consists of the Command Controller, which takes software commands, and other controllers that are activated or configured by the Command Controller to perform the link control tasks. Each task performs a different Bluetooth link controller state. STANDBY and CONNECTION are the two major states. In addition, there are four substates: page, page scan, inquiry, and inquiry scan.

Adaptive Frequency Hopping

The CYBLE-0130XX-00 gathers link quality statistics on a channel-by-channel basis to facilitate channel assessment and channel map selection. The link quality is determined by using both RF and baseband signal processing to provide a more accurate frequency hop map.



Bluetooth Low Energy Profiles

The CYBLE-0130XX-00 supports Bluetooth Low Energy (BLE), including the following profiles that are supported^[10] in ROM:

- Battery status
- Blood pressure monitor
- Find me
- Heart rate monitor
- Proximity
- Thermometer
- Weight scale
- Time
- Alliance for Wireless Power (A4WP) wireless charging
- Automation profile
- Support for secure OTA (external memory required for CYBLE-013030-00)

The following additional profiles can be supported^[10] from RAM:

- Blood glucose monitor
- Temperature alarm
- Location
- Custom profile

Test Mode Support

The CYBLE-0130XX-00 supports Bluetooth Test mode, as described in the Bluetooth Low Energy specification.

Security

CYBLE-0130XX-00 provides mechanisms for implementing security and authentication schemes using:

- RSA (Public Key Cryptography)
- X.509 (excluding parsing)
- Hash functions: MD5, SHA-1, SHA-224, SHA-256, SHA-384, SHA-512
- Message authentication code: HMAC MD5, HMAC SHA-1

Note

^{10.} Full qualification and use of these profiles may require FW updates from Cypress. Some of these profiles are under development/approval at the Bluetooth SIG and conformity with the final approved version is pending. Contact your local representative for updates and the latest list of profiles.



ADC Port

The CYBLE-0130XX-00 contains a 16-bit ADC (effective number of bits is 10).

Additionally:

- There are nine analog input channels in the 31-pad module
- The following GPIOs can be used as ADC inputs (module pad number denoted in []):
- P0 [Pad 20]
- P1 [Pad 19]
- □ P8/P33 (select only one^[11]) [Pad 17]
- □ P11 on P11/P27^[12] pin [Pad 4]
- □ P12 on P12/28^[12] pin [Pad 5]
- □ P13/P28^[11] (select only one) [Pad 8]
- □ P14/P38^[11] (select only one) [Pad 7]
- P15 [Pad 6]
- P32 [Pad 18]
- The conversion time is 10 us.
- There is a built-in reference with supply- or bandgap-based reference modes.
- The maximum conversion rate is 187 kHz.
- There is a rail-to-rail input swing.

The ADC consists of an analog ADC core that performs the actual analog-to-digital conversion and digital hardware that processes the output of the ADC core into valid ADC output samples.

The ADC input range is selectable by firmware control:

- When an input range of 0~3.6 V is used, the input impedance is 3 MW.
- When an input range of 0~2.4 V is used, the input impedance is 1.84 MW.
- When an input range of 0~1.2 V is used, the input impedance is 680 kW.

ADC modes are defined in Table 8.

Table 8. ADC Modes

Mode	Effective Number of Bits (Typical)	Maximum Sampling Rate (kHz)	Latency ^[13] (us)
0	13	5.859	171
1	12.6	11.7	85
2	12	46.875	21
3	11.5	93.75	11
4	10	187	5

Notes

11. Either signal on these dual-bonded connections may be used for ADC functionality.

12. Only the specified port-pin connection may be used for ADC functionality (for example, only a P11 configuration on module pad 4 (P11/P27) may be used for ADC functionality.

13.Settling time after switching channels.



Serial Peripheral Interface

The CYBLE-0130XX-00 has two independent SPI interfaces, SPI1 and SPI2. One is a master-only (SPI1) interface and the other can be either a master or a slave (SPI2). Each interface has a 16-byte transmit buffer and a 16-byte receive buffer. The CYBLE-013025-00 has one SPI interface available to the user (SPI2). SPI1 is used as the on-board SFLASH interface on the CYBLE-013025-00. CYBLE-013030-00 has both SPI interfaces available to the user. If an external SFLASH memory is used, SPI1 should be used as the interface to the memory device.

The CYBLE-0130XX-00 can act as an SPI master device that supports 1.8 V or 3.3 V SPI slaves. The CYBLE-0130XX-00 can also act as an SPI slave device that supports a 1.8 V or 3.3 V SPI master. Table 9, Table 10, and Table 11 details the available signal connections on BLE silicon device for each SPI function. The module solder pad number for each silicon connection is shown in Table 4 and Table 5.

Table 9 details the available SPI master mode connections when a SPI serial flash connection is present (detault for the CYBLE-013025-00, and optional for the CYBLE-013030-00). Table 10 details the available SPI master mode connections when there is no SPI serial flash connected to the module (only the case for the CYBLE-013030-00). Table 11 details the available SPI slave mode connections under no restrictions.

Table 9. CYBLE-0130XX-00 SPI1 (Master Mode)

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO ^[14]	SPI_CS ^[15]
Configured Pin Name	SCL [Pad 22]	SDA [Pad 21]	P32 [Pad 18]	P33 ^[16] [Pad 17]

Table 10. CYBLE-0130XX-00 SPI2 (Master Mode)

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO	SPI_CS ^[17]
Configured Pin Name	P3 [Pad 16]	P0 [Pad 20]	P1 [Pad 19]	-
	P24 [Pad 9]	P4 [Pad 13]	P25 [Pad 12]	-
	-	P27 [Pad 4]	-	-

Table 11. CYBLE-0130XX-00 SPI2 (Slave Mode)

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO	SPI_CS
Configured Pin Name	P3 [Pad 16]	P0 [Pad 20]	P1 [Pad 19]	P2 [Pad 14]
	P24 [Pad 9]	P27 [Pad 4]	P25 [Pad 12]	P26 [Pad 5]
	-	P33 [Pad 17]	-	P32 [Pad 18]

Notes

14.SPI1 MISO should always be P32 (solder pad 18). Boot ROM of the silicon device does not configure any others.

15. Any GPIO can be used as SPI_CS when SPI1 is in master mode, and when the SPI slave is not a serial flash.

- 16.P33 (solder pad 17) is always SPI_CS when a serial flash is used for nonvolatile storage. This is also the case for the CYBLE-013025-00.
- 17. Any available GPIÓ can be used as SPI_CS when SPI2 is in master mode.



Microprocessor Unit

The CYBLE-0130XX-00 microprocessor unit (μ PU) executes software from the link control (LC) layer up to the application layer components. The microprocessor is based on an ARM[®] Cortex[®] M3, 32-bit RISC processor. The μ PU has 320 KB of ROM for program storage and boot-up, 60 KB of RAM for scratch-pad data, and patch RAM code. The SoC has a total storage of 380 KB, including RAM and ROM.

The internal boot ROM provides power-on reset flexibility, which enables the same device to be used in different HID applications with an external serial EEPROM or with an external serial flash memory. At power-up, the lowest layer of the protocol stack is executed from the internal ROM memory.

External patches may be applied to the ROM-based firmware to provide flexibility for bug fixes and feature additions. The device also supports the integration of user applications.

External Reset (XRES)

The CYBLE-0130XX-00 has an integrated power-on reset circuit that completely resets all circuits to a known power-on state. An external active low reset signal, XRES, can be used to put the CYBLE-0130XX-00 in the reset state.



Figure 9. External Reset (XRES) Timing

External Reset (XRES) Recommended External Components and Power On Operation

During a power-on event, the XRES line of the CYBLE-0130XX-00 is required to be held low 50 ms after the VDD power supply input to the module is stable. Refer to Figure 10 for the Power On XRES timing operation. This power-on operation can be accomplished in the following ways:

- A host device should connect a GPIO to the XRES of Cypress CYBLE-0130XX-00 module and pull XRES low until VDD is stable. XRES can be released after VDD is stable.
- If the XRES connection of the CYBLE-0130XX-00 module is not used in the application, a 0.47-µF capacitor may be connected to the XRES solder pad of the CYBLE-0130XX-00.
- The XRES release timing can also be controlled via a external voltage detection circuit.







Integrated Radio Transceiver

The CYBLE-0130XX-00 has an integrated radio transceiver that is optimized for 2.4-GHz Bluetooth wireless systems. It has been designed to provide low power, low cost, and robust communications for applications operating in the globally available 2.4-GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 4.1 and meets or exceeds the requirements to provide the highest communication link quality of service.

Transmitter Path

The CYBLE-0130XX-00 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4-GHz ISM band.

Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

Power Amplifier

The CYBLE-0130XX-00 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.

Receiver Path

The receiver path uses a low IF scheme to down convert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, and an extended dynamic range to ensure reliable operation in the noisy 2.4-GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the CYBLE-0130XX-00 to be used in most applications without off-chip filtering.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

Receiver Signal Strength Indicator

The radio portion of the CYBLE-0130XX-00 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.



Local Oscillator (LO)

The accuracy of the local oscillator is ±250 ppm. The CYBLE-0130XX-00 is designed to use the LO for sleep mode operation and power savings.

Additional power consumption savings can be achieved by connecting an accurate external crystal oscillator to the CYBLE-0130XX-00 module. If used, the external crystal oscillator connects to Pads 4 (P11 - input) and 5 (P12 - output) of the CYBLE-0130XX-00. Refer to 32-kHz Crystal Oscillator (Optional) on page 21 for more details.

Calibration

The CYBLE-0130XX-00 radio transceiver features a self-contained automated calibration scheme. No user interaction is required during normal operation or during manufacturing to provide optimal performance. Calibration compensates for filter, matching network, and amplifier gain and phase characteristics to yield radio performance within 2% of what is optimal. Calibration takes process and temperature variations into account, and it takes place transparently during normal operation and hop setting times.

Internal LDO Regulator

The CYBLE-0130XX-00 has an integrated 1.2-V LDO regulator that provides power to the digital and RF circuits. The 1.2-V LDO regulator operates from a 2.3 V to 3.63 V (CYBLE-013025-00) or 1.62 V to 3.63 V (CYBLE-013030-00) input supply with a 30-mA maximum load current.

Peripheral Transport Unit

Broadcom Serial Communications Interface

The CYBLE-0130XX-00 provides a 2-pin master BSC interface, which can be used to retrieve configuration information from an external EEPROM or to communicate with peripherals such as track-ball or touch-pad modules, and motion tracking ICs used in mouse devices. The BSC interface is compatible with I²C slave devices. The BSC does not support multimaster capability or flexible wait-state insertion by either master or slave devices.

The following transfer clock rates are supported by the BSC:

- 100 kHz
- 400 kHz
- 800 kHz (not a standard I²C-compatible speed.)
- 1 MHz (Compatibility with high-speed I²C-compatible devices is not guaranteed.)

The following transfer types are supported by the BSC:

- Read (Up to 16 bytes can be read.)
- Write (Up to 16 bytes can be written.)
- Read-then-Write (Up to 16 bytes can be read and up to 16 bytes can be written.)
- Write-then-Read (Up to 16 bytes can be written and up to 16 bytes can be read.)

Hardware controls the transfers, requiring minimal firmware setup and supervision.

The clock pin (SCL) and data pin (SDA) are both open-drain I/O pins. Pull-up resistors external to the CYBLE-0130XX-00 are required on both the SCL and SDA pins for proper operation. The CYBLE-013025-00 does allow for I²C operation, even though the SDA and SCL connections are used for on-board memory interface. WICED Smart SDK Version 2.2.3 must be used for I²C operation to work on the CYBLE-013025-00.

UART Interface

The UART is a standard 2-wire interface (RX and TX) and has adjustable baud rates from 9600 bps to 1.5 Mbps. The baud rate can be selected via a vendor-specific UART HCI command. The interface supports the Bluetooth 3.0 UART HCI (H4) specification. The default baud rate for H4 is 115.2 kbaud.

Both high and low baud rates can be supported by running the UART clock at 24 MHz.

The CYBLE-0130XX-00 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is within ±5%.



Clock Frequencies

Crystal Oscillator

The CYBLE-0130XX-00 has an integrated 24-MHz crystal on the module. There is no need to add an additional crystal oscillator.

Peripheral Block

The peripheral blocks of the CYBLE-0130XX-00 all run from a single 128 kHz low-power RC oscillator. The oscillator can be turned on at the request of any of the peripherals. If the peripheral is not enabled, it shall not assert its clock request line.

The keyboard scanner is a special case, in that it may drop its clock request line even when enabled, and then reassert the clock request line if a keypress is detected.

32-kHz Crystal Oscillator (Optional)

The use of an external 32-kHz crystal oscillator is optional for the CYBLE-0130XX-00 module. Figure 11 shows the 32-kHz crystal (XTAL) oscillator with external components and Table 12 list the oscillator's characteristics. It is a standard Pierce oscillator using a comparator with hysteresis on the output to create a single-ended digital output. The hysteresis was added to eliminate any chatter when the input is around the threshold of the comparator and is ~100 mV. This circuit can be operated with a 32 kHz or 32.768 kHz crystal oscillator or be driven with a clock input at similar frequency. The default component values are: R1 = $10 \text{ M}\Omega$, C1 = C2 = ~10 pF. The values of C1 and C2 are used to fine-tune the oscillator.





Table 12. XTAL Oscillator Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Output frequency	F _{oscout}	-	_	32.768	_	kHz
Frequency tolerance	-	Crystal dependent	_	100	_	ppm
Start-up time	T _{startup}	-	_	_	500	ms
XTAL drive level	P _{drv}	For crystal selection	0.5	_	_	μW
XTAL series resis- tance	R _{series}	For crystal selection	-	_	70	kΩ
XTAL shunt capaci- tance	C _{shunt}	For crystal selection	_	_	1.3	pF

If used, the external crystal oscillator connects to Pad 4 (P11 - input) and Pad 5 (P12 - output) of the CYBLE-0130XX-00. Refer to Table 4 and Table 5 for more details on the available functions for each solder pad connections.



GPIO Port

The CYBLE-0130XX-00 has 14 GPIOs, which can be used for Serial Communication, I/O control, and other GPIO functionality. All GPIOs support programmable pull-up and pull-down resistors, and all support a 2 mA drive strength except P26, P27, and P28, which provide a 16 mA drive strength at 3.3-V supply. The following GPIOs are available:

- P0-P4
- P8/P33 only available for CYBLE-013030-00
- P11/P27 (Dual bonded, only one of two is available)
- P12/P26 (Dual bonded, only one of two is available)
- P13/P28 (Dual bonded, only one of two is available)
- P14/P38 (Dual bonded, only one of two is available)
- P15
- P24
- P25
- P32 only available for CYBLE-013030-00

For a description of the capabilities of all GPIOs, see Table 4 and Table 5.

PWM

The CYBLE-0130XX-00 has four PWMs. The PWM module consists of the following:

- PWM0-3
- The following GPIOs can be mapped as PWMs; module pad assignments are shown in Table 4 and Table 5:
 - P26 on P12/P26 [Pad 5]
 P27 on P11/P27 [Pad 4]
 P14 on P14/P38 [Pad 7]
 P13 on P13/P28 [Pad 8]
- PWM0-3: Each of the four PWM channels contains the following registers:
 - □ 10-bit initial value register (read/write)
 - □ 10-bit toggle register (read/write)
 - □ 10-bit PWM counter value register (read)
- PWM configuration register shared among PWM0-3 (read/write). This 12-bit register is used:
 - □ To configure each PWM channel
 - □ To select the clock of each PWM channel
 - □ To change the phase of each PWM channel

Figure 12 shows the structure of one PWM.





Figure 12. PWM Block Diagram



Power Management Unit

The Power Management Unit (PMU) provides power management features that can be invoked by software through power management registers or packet-handling in the baseband core.

RF Power Management

The BBC generates power-down control signals for the transmit path, receive path, PLL, and power amplifier to the 2.4-GHz transceiver, which then processes the power-down functions accordingly.

Host Controller Power Management

Power is automatically managed by the firmware based on input device activity. As a power-saving task, the firmware controls the disabling of the on-chip regulator when in deep sleep (HIDOFF) mode.

BBC Power Management

There are several low-power operations for the BBC:

- Physical layer packet handling turns RF on and off dynamically within packet TX and RX.
- Bluetooth-specified low-power connection mode. While in these low-power connection modes, the CYBLE-0130XX-00 runs on the Low Power Oscillator and wakes up after a predefined time period.

The CYBLE-0130XX-00 automatically adjusts its power dissipation based on user activity. The following power modes are supported:

- Active mode
- Idle mode
- Sleep mode
- HIDOFF (Deep Sleep) mode
- Timed Deep Sleep mode

The CYBLE-0130XX-00 transitions to the next lower state after a programmable period of user inactivity. Busy mode is immediately entered when user activity resumes.

In HIDOFF (Deep Sleep) mode, the CYBLE-0130XX-00 baseband and core are powered off by disabling power to LDOOUT. The VDDO domain remains powered up and will turn the remainder of the module on when it detects user events. This mode minimizes chip power consumption and is intended for long periods of inactivity.



Electrical Characteristics

Table 13 shows the maximum electrical rating for voltages referenced to VDD pin.

Table 13. Maximum Electrical Rating

Rating	Symbol	Value	Unit
VDD	-	3.8	V
Voltage on input or output pin	-	Vss - 0.3 to VDD + 0.3	V
Operating ambient temperature range	Topr	-30 to +85	°C
Storage temperature range	Tstg	-40 to +125	°C

Table 14 shows the power supply characteristics for the range $T_J = 0$ to 125 °C.

Table 14. Power Supply

Parameter	Description	Minimum ^[18]	Typical	Maximum ^[18]	Unit
V _{DD}	Power Supply Input (CYBLE-013025-00)	2.30	—	3.63	V
	Power Supply Input (CYBLE-013030-00)	1.62	_	3.63	V
V _{DD_RIPPLE}	Maximum power supply ripple for V _{DD} input voltage	_	—	100	mV

Table 15 shows the specifications for the ADC characteristics.

Table 15. ADC Specifications

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Number of Input channels	_	-	-	9	-	-
Channel switching rate	f _{ch}	-	-	-	133.33	kch/s
Input signal range	V _{inp}	-	0	-	3.63	V
Reference settling time	_	Changing refsel	7.5	-	-	μS
Input resistance	R _{inp}	Effective, single ended	-	500	_	kΩ
Input capacitance	C _{inp}	-	-	-	5	pF
Conversion rate	f _C	-	5.859	-	187	kHz
Conversion time	Т _С	-	5.35	-	170.7	μS
Resolution	R	-	-	16	_	bits
Effective number of bits	-	In specified performance range	-	See Table 8 on page 16	_	
Absolute voltage measurement error	-	Using on-chip ADC firmware driver	_	±2	_	%
Current	I	I _{avdd1p2} + I _{avdd3p3}	-	-	1	mA
Power	Р	-	-	1.5	-	mW
Leakage current	I _{leakage}	T = 25 °C	-	-	100	nA
Power-up time	T _{powerup}	-	-	-	200	μs
Integral nonlinearity ^[19]	INL	In guaranteed performance range	-	_	1	LSB
Differential nonlin- earity ^[19]	DNL	In guaranteed performance range	-	-	1	LSB

Notes

18.Overall performance degrades beyond minimum and maximum supply voltages.
 19.LSBs are expressed at the 10-bit level.



Table 16 shows the specifications for the digital voltage levels.

Table 16. Digital Levels^[20]

Characteristics	Symbol	Min	Тур	Max	Unit
Input low voltage	V _{IL}	-	-	0.4	V
Input high voltage	V _{IH}	0.75 × VDD	-	-	V
Input low voltage (VDD = 1.62V - CYBLE-013030-00 only)	V _{IL}	_	_	0.4	V
Input high voltage (VDD = 1.62V - CYBLE-013030-00 only)	V _{IH}	1.2	_	-	V
Output low voltage ^[21]	V _{OL}	_	_	0.4	V
Output high voltage ^[21]	V _{OH}	VDD - 0.4	_	-	V
Input capacitance (VDDMEM domain)	C _{IN}	_	0.12	_	pF

Table 17 shows the specifications for current consumption.

Table 17. Current Consumption

Operational Mode	Minimum	Тур	Maximum	Units	Conditions
Receive	_	26	28	mA	Receiver and baseband are both operating, 100% ON
Transmit	_	22	28	mA	Transmitter and baseband are both operating, 100% ON, +4 dBm
Sleep	-	50	60	μA	Average power with Fine Timer enabled at 1 ms interval I2C not used ^[22]
Deep Sleep (HIDOFF)	-	1.5	2.5	μΑ	Module can be awoken by external event/interrupt or through timed wake
1-s Connection Interval	_	120	_	μA	Fine Timer setting of 1,000 ms
4-s Connection Interval	_	110	_	μA	Fine Timer setting of 1,000 ms

Notes 20. This table is also applicable to VDDMEM domain. 21. At the specified drive current for the pad.



RF Specifications

Table 18. Receiver RF Specifications

Parameter	Mode and Conditions	Min	Тур	Max	Unit
Receiver Section ^[22]					
Frequency range	-	2402	-	2480	MHz
RX sensitivity (standard)	0.1%BER, 1 Mbps	_	-94	_	dBm
RX sensitivity (low current)		_	-91.5	-	dBm
Input IP3	-	-16	-	_	dBm
Maximum input	-	-10	_	_	dBm
Interference Performance ^[22, 23]					
C/I cochannel	0.1%BER	_	_	21	dB
C/I 1 MHz adjacent channel	0.1%BER	_	_	15	dB
C/I 2 MHz adjacent channel	0.1%BER	_	_	-17	dB
C/I ℜ≥ 3 MHz adjacent channel	0.1%BER	_	-	-27	dB
C/I image channel	0.1%BER	-	-	-9.0	dB
C/I 1 MHz adjacent to image channel	0.1%BER	_	-	-15	dB
Out-of-Band Blocking Performance	(CW) ^[22, 23]				
30 MHz to 2000 MHz	0.1%BER ^[24]	_	-30.0	_	dBm
2003 MHz to 2399 MHz	0.1%BER ^[25]	_	-35	_	dBm
2484 MHz to 2997 MHz	0.1%BER ^[25]	_	-35	_	dBm
3000 MHz to 12.75 GHz	0.1%BER ^[26]	_	-30.0	_	dBm
Spurious Emissions	· · · ·	1	•	•	•
30 MHz to 1 GHz		_	-	-57.0	dBm
1 GHz to 12.75 GHz	-	_	-	-55.0	dBm

Notes

22.130.8% PER.

23. Desired signal is 3 dB above the reference sensitivity level (defined as -70 dBm).

24. Measurement resolution is 10 MHz.

25. Measurement resolution is 3 MHz.26. Measurement resolution is 25 MHz.

20. Measurement resolution is 25 MHz.



Table 19. Transmitter RF Specifications

Parameter	Minimum	Typical	Maximum	Unit
Transmitter Section	·			
Frequency range	2402	-	2480	MHz
Output power adjustment range	-20	-	4	dBm
Default output power	-	4.0	-	dBm
Output power variation	-	2.0	-	dB
Adjacent Channel Power				
M - N = 2	-	_	-20	dBm
$ M - N \ge 3$	-	-	-30	dBm
Out-of-Band Spurious Emission				
30 MHz to 1 GHz	-	-	-36.0	dBm
1 GHz to 12.75 GHz	-	-	-30.0	dBm
1.8 GHz to 1.9 GHz	-	-	-47.0	dBm
5.15 GHz to 5.3 GHz	-	-	-47.0	dBm
LO Performance				
Initial carrier frequency tolerance	-	-	±150	kHz
Frequency Drift				
Frequency drift	-	-	±50	kHz
Drift rate	-	-	20	kHz/50 μs
Frequency Deviation				
Average deviation in payload (sequence used is 00001111)	225	-	275	kHz
Maximum deviation in payload (sequence used is 10101010)	185	-	-	kHz
Channel spacing	_	2	_	MHz



Timing and AC Characteristics

In this section, use the numbers listed in the **Reference** column of each table to interpret the following timing diagrams.

UART Timing

Table 20. UART Timing Specifications

Reference	Characteristics	Min	Max	Unit
1	Delay time, UART_CTS low to UART_TXD valid		24	Baud out cycles
2	Setup time, UART_CTS high before midpoint of stop bit	_	10	ns
3	Delay time, midpoint of stop bit to UART_RTS high	—	2	Baud out cycles



Figure 13. UART Timing

SPI Timing

The SPI interface supports clock speeds up to 12 MHz with VDD \ge 2.3V (CYBLE-0130XX-00). The supported clock speed is 6 MHz when 2.3 V > VDD \ge 1.62 V (CYBLE-013030-00 only).

Figure 14 and Figure 15 show the timing requirements when operating in SPI Mode 0 and 2, and SPI Mode 1 and 3, respectively. Table 21. SPI Interface Timing Specifications

Reference	Characteristics	Min	Тур	Max
1	Time from CSN asserted to first clock edge	1 SCK	100	8
2	Master setup time	_	¾ SCK	_
3	Master hold time	¾ SCK	-	-
4	Slave setup time	-	¾ SCK	-
5	Slave hold time	¾ SCK	_	_
6	Time from last clock edge to CSN deasserted	1 SCK	10 SCK	100



Figure 14. SPI Timing – Mode 0 and 2



Figure 15. SPI Timing – Mode 1 and 3





BSC Interface Timing

Table 22. BSC Interface Timing Specifications

Reference	Characteristics	Min	Max	Unit
1	Clock frequency	-	100	kHz
			400	
			800	
			1000	
2	START condition setup time	650	-	ns
3	START condition hold time	280	-	ns
4	Clock low time	650	-	ns
5	Clock high time	280	_	ns
6	Data input hold time ^[27]	0	-	ns
7	Data input setup time	100	-	ns
8	STOP condition setup time	280	-	ns
9	Output valid from clock	_	400	ns
10	Bus free time ^[28]	650	-	ns

Figure 16. BSC Interface Timing Diagram



Notes

27. As a transmitter, 300 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP conditions. 28. Time that the cbus must be free before a new transaction can start.



Environmental Specifications

Environmental Compliance

This CYBLE-0130XX-00 BLE module is produced in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen-Free (HF) directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

RF Certification

The CYBLE-0130XX-00 module will be certified under the following RF certification standards at production release.

- FCC: WAP3025
- CE
- IC: 7922A-3025
- MIC: 203-JN0701

Safety Certification

The CYBLE-0130XX-00 module complies with the following safety regulations:

- Underwriters Laboratories, Inc. (UL): Filing E331901
- CSA
- TUV

Environmental Conditions

Table 23 describes the operating and storage conditions for the Cypress BLE module.

Table 23. Environmental Conditions for CYBLE-0130XX-00

Description	Minimum Specification	Maximum Specification
Operating temperature	–30 °C	85 °C
Operating humidity (relative, non-condensation)	5%	85%
Thermal ramp rate	-	3 °C/minute
Storage temperature	-40 °C	85 °C
Storage temperature and humidity	-	85 °C at 85%
ESD: Module integrated into system Components ^[29]	-	15 kV Air 2.0 kV Contact

ESD and EMI Protection

Exposed components require special attention to ESD and electromagnetic interference (EMI).

A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground.

Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliability.



Regulatory Information

FCC

FCC NOTICE:

The device CYBLE-0130XX-00 complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter approval as detailed in FCC public Notice DA00-1407.transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, ê may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP3025.

In any case the end product must be labeled exterior with "Contains FCC ID: WAP3025"

ANTENNA WARNING:

This device is tested with a standard SMA connector and with the antennas listed below. When integrated in the OEMs product, these fixed antennas require installation preventing end-users from replacing them with non-approved antennas. Any antenna not in the following table must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for emissions.

RF EXPOSURE:

To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved antenna in the previous.

The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas in Table 7 on page 13, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYBLE-0130XX-00 with the trace antenna is far below the FCC radio frequency exposure limits. Nevertheless, use CYBLE-0130XX-00 in such a manner that minimizes the potential for human contact during normal operation.

End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance.



Innovation, Science and Economic Development (ISED) Canada Certification

CYBLE-0130XX-00 is licensed to meet the regulatory requirements of Innovation, Science and Economic Development (ISED) Canada,

License: IC: 7922A-3025

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from www.ic.gc.ca.

This device has been designed to operate with the antennas listed in Table 7 on page 13, having a maximum gain of -0.5 dBi. Antennas not included in this list or having a gain greater than 0.5 dBi are strictly prohibited for use with this device. The required antenna impedance is 50 ohms. The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

ISED NOTICE:

The device CYBLE-0130XX-00 including the built-in trace antenna complies with Canada RSS-GEN Rules. The device meets the requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

L'appareil CYBLE-0130XX-00, y compris l'antenne intégrée, est conforme aux Règles RSS-GEN de Canada. L'appareil répond aux exigences d'approbation de l'émetteur modulaire tel que décrit dans RSS-GEN. L'opération est soumise aux deux conditions suivantes: (1) Cet appareil ne doit pas causer d'interférences nuisibles, et (2) Cet appareil doit accepter toute interférence reçue, y compris les interférences pouvant entraîner un fonctionnement indésirable.

ISED INTERFERENCE STATEMENT FOR CANADA

This device complies with Innovation, Science and Economic Development (ISED) Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Cet appareil est conforme à la norme sur l'innovation, la science et le développement économique (ISED) norme RSS exempte de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

ISED RADIATION EXPOSURE STATEMENT FOR CANADA

This equipment complies with ISED radiation exposure limits set forth for an uncontrolled environment.

Cet équipement est conforme aux limites d'exposition aux radiations ISED prévues pour un environnement incontrôlé.

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that ISED labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the ISED Notices above. The IC identifier is 7922A-3025. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-3025"





European Declaration of Conformity

Hereby, Cypress Semiconductor declares that the Bluetooth module CYBLE-0130XX-00 complies with the essential requirements and other relevant provisions of Directive 2014. As a result of the conformity assessment procedure described in Annex III of the Directive 2014, the end-customer equipment should be labeled as follows:



All versions of the CYBLE-0130XX-00 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

MIC Japan

CYBLE-0130XX-00 is certified as a module with certification number 203-JN0701. End products that integrate CYBLE-0130XX-00 do not need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.





Packaging

Table 24. Solder Reflow Peak Temperature

Module Part Number	Package	Maximum Peak Temperature	Maximum Time at Peak Temperature	No. of Cycles
CYBLE-0130XX-00	31-pad SMT	260 °C	30 seconds	2

Table 25. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number	Package	MSL
CYBLE-0130XX-00	31-pad SMT	MSL 3

The CYBLE-0130XX-00 is offered in tape and reel packaging. Figure 17 details the tape dimensions used for the CYBLE-0130XX-00.



Figure 17. CYBLE-0130XX-00 Tape Dimensions

Figure 18 details the orientation of the CYBLE-0130XX-00 in the tape as well as the direction for unreeling.

Figure 18. Component Orientation in Tape and Unreeling Direction





Figure 19 details reel dimensions used for the CYBLE-0130XX-00.

Figure 19. Reel Dimensions



The CYBLE-0130XX-00 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The center-of-mass for the CYBLE-0130XX-00 is detailed in Figure 20.

Figure 20. CYBLE-0130XX-00 Center of Mass





Ordering Information

Table 26 lists the CYBLE-0130XX-00 part number and features. Table 27 lists the reel shipment quantities for the CYBLE-0130XX-00.

Table 26. Ordering Information

Part Number	CPU Speed (MHz)	Flash Size (KB)	RAM Size (KB)	UART	BSC (I2C)	PWM	Package	Packaging
CYBLE-013025-00	24	128	60	Yes	Yes	4	31-SMT	Tape and Reel
CYBLE-013030-00	24	-	60	Yes	Yes	4	31-SMT	Tape and Reel

Table 27. Tape and Reel Package Quantity and Minimum Order Amount

Description	Minimum Reel Quantity	Maximum Reel Quantity	Comments
Reel Quantity	500	500	Ships in 500 unit reel quantities.
Minimum Order Quantity (MOQ)	500	-	-
Order Increment (OI)	500	-	-

The CYBLE-0130XX-00 is offered in tape and reel packaging. The CYBLE-0130XX-00 ships in a reel size of 500.

For additional information and a complete list of Cypress Semiconductor BLE products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address	198 Champion Court, San Jose, CA 95134	
U.S. Cypress Headquarter Contact Info	(408) 943-2600	
Cypress website address	http://www.cypress.com	



Acronyms

Table 28. Acronyms Used in this Document

Acronym	Description
BLE	Bluetooth Low Energy
Bluetooth SIG	Bluetooth Special Interest Group
CE	European Conformity
CSA	Canadian Standards Association
EMI	electromagnetic interference
ESD	electrostatic discharge
FCC	Federal Communications Commission
GPIO	general-purpose input/output
IC	Industry Canada
IDE	integrated design environment
KC	Korea Certification
МІС	Ministry of Internal Affairs and Communications (Japan)
РСВ	printed circuit board
RX	receive
QDID	qualification design ID
SMT	surface-mount technology; a method for producing electronic circuitry in which the components are placed directly onto the surface of PCBs
TCPWM	timer, counter, pulse width modulator (PWM)
τυν	Germany: Technischer Überwachungs-Verein (Technical Inspection Association)
ТΧ	transmit

Document Conventions

Units of Measure

Table 29. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kV	kilovolt
mA	milliamperes
mm	millimeters
mV	millivolt
μA	microamperes
μm	micrometers
MHz	megahertz
GHz	gigahertz
V	volt



Document History Page

Document Title: CYBLE-013025-00 CYBLE-013030-00 EZ-BLE™ WICED Module Document Number: 002-19200					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	5764974	DSO	06/08/2017	Preliminary datasheet for CYBLE-0130XX-00 module.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.