


4-70


DUAL TYPE D FLIP-FLOP

MTTL MC7400P series
MTTL MC5400L/7400L series

MC5479L*
MC7479P,L*



This dual type D flip flop triggers on the positive edge of the clock input. During the clock transition the state of the D input is transferred to the Q output. The device is useful in shift registers and simple counters.



	t_n	t_{n+1}
D	0	1
Q	0	1
Q-bar	1	0

Input Loading Factor:

D = 1

SET, CLOCK = 2

RESET = 3

Output Loading Factor = 10

Total Power Dissipation = 84 mW typ/pkg


Propagation Delay Time = 16 ns typ

Operating Frequency = 30 MHz typ

*L suffix = TO-116 ceramic package (Case 632)

P suffix = TO-116 plastic package (Case 606)

See General Information section for package outline dimensions.



LOGIC DIAGRAM
1/2 OF DEVICE SHOWN


410

OPERATING CHARACTERISTICS


Data may be applied to the D input any time following 5.0 ns after the leading edge of a clock pulse and 20 ns before the leading edge of the following clock pulse. The state of the D input when the clock changes from the positive logic "0" state to the positive logic "1" state is transferred to the Q output of the flip-flop. The data input cannot be changed between the setup time (20 ns) and the hold time (5.0 ns) without adversely affecting the operation of the flip-flop.

The direct SET and RESET inputs override the clock, and may be applied any time during the operating cycle.

SWITCHING TIME TEST CIRCUIT



VOLTAGE WAVEFORMS AND DEFINITIONS



411

