

128K X 36 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect

Features

- 128K x 36 memory configuration
- Supports high system speed: Commercial and Industrial:
 - 200MHz 3.1ns clock access time
 - 183MHz 3.3ns clock access time
 - 166MHz 3.5ns clock access time
- **LBO** input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 2.5V I/O
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP)

71V25761S

- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see Ordering Information
- LBO ADV INTERNAL ADDRESS CEN 128K x 36 CLK Burst 17/18 BIT Binary Counter Logic ADSC MEMORY A0* Q0 CLR ARRAY A1 ADSP Q1 2 A0,A1 CLK EN A2 - A17 ADDRESS REGISTER A0 - A16/17 36 17/18 36 GW BWE Byte 1
 Write Register Byte 1 Write Driver BW₁ 9 Byte 2 Write Register Byte 2 Write Drive BW₂ 9 Byte 3
 Write Registe Byte 3 Write Drive BWз 9 Byte 4 Write Register Byte 4 Write Driv BW4 9 OUTPUT REGISTER CE Q D CS₀ Enable CS₁ DATA Register INPUT REGISTER CLK EN ΖZ Powerdown Q D Enable Delay Register OUTPUT OE BUFFER ŌĒ 36 I/O0 — I/O31 I/OP1 — I/OP4 5297 drw 01

Functional Block Diagram



71V25761 128K x 36, 3.3V Synchronous SRAMs with 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect

Description

The IDT71V25761 are high-speed SRAMs organized as 128K x 36. The IDT71V25761 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V25761 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode operation is selected (\overline{ADV} =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the \overline{LBO} input pin.

The IDT71V25761 SRAMs utilizes a high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

A0-A17	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS0, CS 1	Chip Selects	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
\overline{BW}_{1} , \overline{BW}_{2} , \overline{BW}_{3} , $\overline{BW}_{4}^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
VO0-VO31, VOP1-VOP4	Data Input / Output	I/O	Synchronous
Vdd, Vddq	Core Power, VO Power	Supply	N/A
Vss	Ground	Supply	N/A

Pin Description Summary

5297 tbl 02

Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and $\overline{\text{ADSC}}$ Low or $\overline{\text{ADSP}}$ Low and $\overline{\text{CE}}$ Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{\text{ADSC}}$ is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	Ι	LOW	Synchronous Address Status from Processor. $\overline{\text{ADSP}}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text{ADSP}}$ is gated by $\overline{\text{CE}}$.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs \overline{BW}_1 - \overline{BW}_4 . If \overline{BWE} is LOW at the rising edge of CLK then \overline{BWx} inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	Ι	LOW	Synchronous byte write enables. \overline{BW}_1 controls I/Oo-7, I/OP1, \overline{BW}_2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CSo and \overline{CS}_1 to enable the IDT71V25761/781. \overline{CE} also gates \overline{ADSP} .
CLK	Clock	Ι	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CSo is used with \overline{CE} and \overline{CS}_1 to enable the chip.
\overline{CS}_1	Chip Select 1	I	LOW	Synchronous active LOW chip select. \overline{CS}_1 is used with \overline{CE} and CSo to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
VO0-VO31 VOp1-VOp4	Data Input/Output	VO	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedance state.
ZZ	Sleep Mode	Ι	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V25761/781 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down.
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
Vddq	Power Supply	N/A	N/A	2.5V VO Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.



Pin Configuration⁽³⁾ – 128K x 36, PKG100



NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage \geq VIH, or left unconnected.

2. Pin 64 can be left unconnected and the device will always remain in active mode.

3. This text does not indicate orientation of actual part-marking.



71V25761 128K x 36, 3.3V Synchronous SRAMs with 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect

Commercial and Industrial Temperature Range

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Vterm ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to Vdd	V
Vterm ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to Vdd +0.5	V
Vterm ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	٥C
	Industrial Operating Temperature	-40 to +85	٥C
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	2.0	W
Ιουτ	DC Output Current	50	mA

NOTES:

5297 tbl 03

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

100 pin TQFP Capacitance $(T_{A} = +25^{\circ}C f = 1 OMH_{7})$

(IA = +2	25 C, 1 = 1.0 MHZ			
Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	рF

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	Vdd	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	2.5V±5%
NOTES:				5297 tbl 04

NOTES:

1. TA is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.135	3.3	3.465	V
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	V
Vss	Supply Voltage	0	0	0	V
Vін	Input High Voltage - Inputs	1.7	_	V _{DD} +0.3	V
Vih	Input High Voltage - I/O	1.7	_	VDDQ +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3 ⁽²⁾		0.7	V

NOTES:

5297 tbl 05

1. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.

2. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.



DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V$ to V_{DD}		5	μA
ILZZ	ZZ and $\overline{\text{LBO}}$ Input Leakage $\text{Current}^{(1)}$	$V_{DD} = Max., V_{IN} = 0V$ to V_{DD}	I	30	μA
llo	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected		5	μA
Vol	Output Low Voltage	IOL = +6mA, $VDD = Min$.		0.4	V
Vон	Output High Voltage	Юн = -6mA, VDD = Min.	2.0	-	V
NOTE					5297 tbl 08

NOTE:

NOTES:

1. The LBO pin will be internally pulled to Vob and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{\left(1\right) }$

			200MHz	183MHz		166		
Symbol	Parameter	Test Conditions	Com'l Only	Com'l	Ind	Com'l	Ind	Unit
ldd	Operating Power Supply Current	$\begin{array}{llllllllllllllllllllllllllllllllllll$	360	340	350	320	330	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VDDQ = Max., VIN \geq VHD or \leq VLD, f = 0 ^(2,3)	30	30	35	30	35	mA
ISB2	Clock Running Power Supply Current	$\begin{array}{l} \mbox{Device Deselected, Outputs Open, VDD} = Max., \\ \mbox{VDDQ} = Max., \ \mbox{VID} \geq \mbox{VHD or} \leq \mbox{VLD}, \ \mbox{f} = \mbox{fmax}^{(2,3)} \end{array}$	130	120	130	110	120	mA
lzz	Full Sleep Mode Supply Current	$ZZ \ge VHD$, $VDD = Max$.	30	30	35	30	35	mA

5297 tbl 09

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.

AC Test Conditions - 2 5\/)

(VDDQ = 2.5V)	
Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(V ddq/2)
Output Timing Reference Levels	(V ddq/2)
AC Test Load	See Figure 1



Figure 2. Lumped Capacitive Load, Typical Derating



5297 tbl 11

Synchronous Truth Table^(1,3)

Operation	Address Used	CE	CS0	<mark>℃S</mark> 1	ADSP	ADSC	ADV	Ğ₩	BWE	BWx	OE (2)	CLK	I/O
Deselected Cycle, Power Down	None	Н	Х	Х	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	Н	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	Н	-	HI-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	L	Х	-	Din
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	L	Х	Х	Х	-	Din
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	Н	-	HI-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L	Х	-	Din
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	Х	Х	-	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L	Х	-	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	-	Din
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	-	HI-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	-	Din
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	-	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	-	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	-	Din

NOTES:

1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care. 2. \overline{OE} is an asynchronous input.

3. ZZ = low for this table.



Commercial and Industrial Temperature Ranges

Synchronous Write Function Truth Table⁽¹⁾

Operation	GW	BWE	BW1	BW ₂	BW3	BW 4
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write all Bytes	L	Х	Х	Х	Х	Х
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 ⁽³⁾	Н	L	L	Н	Н	Н
Write Byte 2 ⁽³⁾	Н	L	Н	L	Н	Н
Write Byte 3 ⁽³⁾	Н	L	Н	Н	L	Н
Write Byte 4 ⁽³⁾	Н	L	Н	Н	Н	L
			-			5297 tbl 1

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	ŌĒ	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z – Data In	Active
Deselected	Х	L	High-Z	Standby
Sleep Mode	Х	Н	High-Z	Sleep
		-		5297 tbl 13

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table (**LBO**=VDD)

	Se	Sequence 1		Sequence 2		Sequence 3		ence 4
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0
NOTE:							•	5297 tbl 14

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table (**LBO**=Vss)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.





4876 tbl 16

AC Electrical Characteristics

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

		2001	183MHz		166MHz			
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
tcyc	Clock Cycle Time	5		5.5		6		ns
tсн ⁽¹⁾	Clock High Pulse Width	2		2.2		2.4		ns
tc1 ⁽¹⁾	Clock Low Pulse Width	2		2.2		2.4		ns
Output P	arameters							-
tcd	Clock High to Valid Data		3.1		3.3		3.5	ns
tCDC	Clock High to Data Change	1.0	—	1.0		1.0		ns
tcLz ⁽²⁾	Clock High to Output Active	0	—	0		0		ns
tснz ⁽²⁾	Clock High to Data High-Z	1.5	3.1	1.5	3.3	1.5	3.5	ns
toe	Output Enable Access Time	_	3.1		3.3		3.5	ns
tol.z ⁽²⁾	Output Enable Low to Output Active	0	_	0		0		ns
tонz ⁽²⁾	Output Enable High to Output High-Z	_	3.1		3.3		3.5	ns
Set Up T	imes							
ts A	Address Setup Time	1.2	—	1.5		1.5		ns
tss	Address Status Setup Time	1.2	—	1.5		1.5	_	ns
tsd	Data In Setup Time	1.2	—	1.5		1.5		ns
tsw	Write Setup Time	1.2	—	1.5		1.5		ns
tsav	Address Advance Setup Time	1.2	—	1.5		1.5		ns
tsc	Chip Enable/Select Setup Time	1.2	—	1.5		1.5	_	ns
Hold Tim	nes							
tha	Address Hold Time	0.4	—	0.5		0.5		ns
tHS	Address Status Hold Time	0.4	—	0.5		0.5		ns
thd	Data In Hold Time	0.4	—	0.5		0.5	_	ns
tHW	Write Hold Time	0.4	—	0.5		0.5		ns
thav	Address Advance Hold Time	0.4	—	0.5		0.5	_	ns
tнc	Chip Enable/Select Hold Time	0.4	—	0.5		0.5	_	ns
Sleep Mo	ode and Configuration Parameters							
tzzpw	ZZ Pulse Width	100	—	100	—	100		ns
tzzr ⁽³⁾	ZZ Recovery Time	100	—	100	—	100		ns
tcfg ⁽⁴⁾	Configuration Set-up Time	20		22		24	_	ns

NOTES:

1. Measured as HIGH above VIH and LOW below VIL.

2. Transition is measured ±200mV from steady-state.

3. Device must be deselected when powered-up from sleep mode.

4. tcFG is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

5. Commercial temperature range only.







10

RENESAS

NOTES

O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay: O2 (Ay) represents the next output data in the burst sequence of the base address Ay. etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
Z input is LOW and LBO is Don't Care for this cycle.
C of timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Timing Waveform of Pipeline Read Cycle^(1,2)



ZZ input is LOW and LBO is Don't Care for this cycle.
O1 (Ax) represents the first output from the external address Ax. 11 (Ay) represents the first input from the external address Az. O1 (Az) represents the first output from the external address Az. 02 (Az) represents the next output from the external address Az. 02 (Az) represents the next output from the external address Az. 02 (Az) represents the next output from the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)





12

RENESAS

3.

Jul.27.20



13

RENESAS

Timing Waveform of Write Cycle No. 2 - Byte Controlled^(1,2,3)

NOTES:

 Z2 input is LOW, GW is HIGH and LBO is Don't Care for this cycle.
O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay: I2 (Ay) represent the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH. ć.

Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

Device must power up in deselected Mode.
<u>LBO</u> is Don't Care for this cycle.
It is not necessary to retain the state of the input registers throughout the Power-down cycle.
CS0 timing transitions are identical but inverted to the <u>CE</u> and <u>CS1</u> signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

RENESAS

Non-Burst Read Cycle Timing Waveform



NOTES:

- 1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.



Non-Burst Write Cycle Timing Waveform



- 1. ZZ input is LOW, $\overline{\text{ADV}}$ and $\overline{\text{OE}}$ are HIGH, and $\overline{\text{LBO}}$ is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
- 4. For write cycles, ADSP and ADSC have different limitations.



NOTES:

71V25761 128K x 36, 3.3V Synchronous SRAMs with 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

Ordering Information



5297 drw 13

NOTE:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	
166	71V25761S166PFG	PKG100	TQFP	С	
	71V25761S166PFG8	PKG100	TQFP	С	
	71V25761S166PFGI	PKG100	TQFP	I	
	71V25761S166PFGI8	PKG100	TQFP	I	
183	71V25761S183PFG	PKG100	TQFP	С	
	71V25761S183PFG8	PKG100	TQFP	С	
	71V25761S183PFGI	PKG100	TQFP	I	
	71V25761S183PFGI8	PKG100	TQFP	I	
200	71V25761S200PFG	PKG100	TQFP	С	
	71V25761S200PFG8	PKG100	TQFP	С	
	71V25761S200PFGI	PKG100	TQFP	I	
	71V25761S200PFGI8	PKG100	TQFP	I	

Datasheet Document History

12/31/99		Created new datasheet from 71V2576 and 71V2578 datasheets
	Pg. 1, 4, 8, 19	Added Industrial Temperature range offerings
04/04/00	Pg. 18	Added 100pin TQFP Package Diagram Outline
	Pg. 4	Add capacitance table for BGA package; Add Industrial temperature to table; Insert note to Absolute
	0	Max Ratings and Recommended Operating Temperature tables
06/01/00		Add new package offering, 13 x 15mm 165 fBGA
	Pg. 20	Correct BG119 Package Diagram Outline
07/15/00	Pg. 7	Add note reference to BG119 pinout
	Pg. 8	Add DNU note to BQ165 pinout
	Pg. 20	Update BG119 Package Diagram Outline Dimensions
10/25/00	5	Remove Preliminary from datasheet
	Pg. 8	Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST
04/22/03	Pg.4	Updated 165 BGA table information from TBD to 7
06/30/03	Pg. 1,2,3,5-9	Updated datasheet with JTAG information
	Pg. 5-8	Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
		requiring NC or connection to Vss.
	Pg. 19,20	Added two pages of JTAG Specification, AC Electrical, Definitions and Instructions
	Pg. 21-23	Removed old package information from the datasheet
	Pg. 24	Updated ordering information with JTAG and Y stepping information. Added information
		regarding packages available IDT website.
03/13/09	Pg.21	Removed "IDT" from orderable part number
05/27/10	Pg.20	Added "Restricted hazardous substance device" to the ordering information
	Pg.1-20	Removed IDT71V25781S/SA from datasheet.
07/24/14	Pg. 20	Updated Ordering Information changed indicator from "Restricted hazardous substance
		device" to "Green" and added Tape & Reel
07/27/20	Pg. 1-18	Rebranded as Renesas datasheet
	Pg.1 &16	Deleted Y die stepping from part number and Ordering Information
	Pg. 1&16	Added Industrial temp range and Green to Features and Ordering Information
	Pg. 1-3,6,14 &15	Removed JTAG information
	Pg. 1-3,6, 7 & 16	Deleted obsolete119BGA Ball Grid Array and 165fBGA fine pitch Ball Grid Array information
	Pg. 5	Updated package code
	Pg. 16	Added Orderable Part Information table



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.