54F193

#### **FEATURES**

- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset (clear)
- Expandable without external logic

#### DESCRIPTION

The 54F193 is a 4-bit synchronous up/ down counter in the binary mode. Separate up/down clocks, CP $_{\rm D}$  and CP $_{\rm D}$  respectively, simplify operation. The outputs change state synchronously with the Low-to-High transition of either Clock input. If the CP $_{\rm D}$  clock is pulsed while CP $_{\rm D}$  is held High, the device will count up ... if CP $_{\rm D}$  is

pulsed while  $\mathrm{CP}_{\mathrm{U}}$  is held High, the device will count down. Only one Clock input can be held High at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous reset pin – it may also be loaded in parallel by activating the asynchronous parallel load pin.

#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
16-Pin Ceramic DIP	54F193/BEA	GDIP1-T16
16-Pin Ceramic Flat Pack	54F193/BFA	GDFP2-F16
20-Pin Ceramic LLCC	54F193/B2A	CQCC2-N20


<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
CPU	Count up clock input (active rising edge)	1.0/2.0	20μA/1.2mA
CPD	Count down clock input (active rising edge)	1.0/2.0	20μA/1.2mA
MR	Asynchronous master reset input (active High)	1.0/1.0	20μA/0.6mA
PL	Asynchronous parallel load input (active Low)	1.0/1.0	20μA/0.6mA
D0 - D3	Parallel data inputs	1.0/1.0	20μA/0.6mA
Q0 - Q3	Flip-flop outputs	50/33	1.0mA/20mA
TC <sub>D</sub>	Terminal count down (borrow) output (active Low)	50/33	1.0mA/20mA
тс∪	Terminal count up (carry) output (active Low)	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.


#### PIN CONFIGURATION



#### LLCC LEAD CONFIGURATION



#### LOGIC SYMBOL



Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a Low-to-High transition on the  $\mathsf{CP}_D$  input will decrease the count by one, while a similar transition on the  $\mathsf{CP}_U$  input will advance the count by one.


One clock should be held High while counting with the other, because the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is Low. Applications requiring reversible operation must make the reversing decision while the activating clock is High to avoid erroneous counts.

The Terminal Count Up  $(TC_U)$  and Terminal Count Down  $(TC_D)$  outputs are normally High. When the circuit has reached the maximum count state of 15, the next High-to-Low transition of  $CP_U$  will cause  $TC_U$  to go Low.  $TC_U$  will stay Low until  $CP_U$  goes High again, duplicating the count up clock, although delayed by two gate delays. Likewise, the  $TC_D$  output will go Low when the circuit is in the zero state and the  $CP_D$  goes Low. The TC outputs can be used as the Clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a two- gate delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel Data inputs D0 - D3) is loaded into the counter and appears on the outputs regardless of the conditions of the Clock inputs when the


Parallel Load (PC) input is Low. A High level on the Master Reset (MR) in put will disable the parallel load gates, override both Clock inputs, and set all Q outputs Low. If one of the Clock inputs is Low during and after a reset or load operation, the next Low-to-High transition of that clock will be interpreted as a legitimate signal and will be counted.

#### STATE DIAGRAM



54F193

## **LOGIC DIAGRAM**



#### **MODE SELECT — FUNCTION TABLE**

MODE OLLLO.			~~											
OPERATING				INP	UTS				OUTPUTS					
MODE	MR	PL	CPU	CPD	D0	D1	D2	D3	QO	Q1	Q2	Q3	TCU	TCD
Reset (clear)	Н	X	X X	L H	X	X	X X	×	L	L L	Ĺ	L	н	L H
Parallel load	L L L	L L L	X X L H	L H X	L H H	L L H	L H H	L H H		L H H	L L H	L H H	H H L	L H H
Count up	L	н	1	Н	Х	Х	Х	Х		Cou	nt up	_	H1	Н
Count down	L	Н	Н	Ť	Х	х	Х	Х	Count down			н	H <sup>2</sup>	

H = High voltage level L = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

54F193

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5 to +7.0	V
Vı	Input voltage range	-0.5 to +7.0	V
It	Input current range	-30 to +5.0	mA
v <sub>o</sub>	Voltage applied to output in High output state range	-0.5 to +V <sub>CC</sub>	V
lo	Current applied to output in Low output state	40	mA
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C

## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		UNIT		
		MIN	NOM	MAX	_
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			٧
V <sub>iL</sub>	Low-level input voltage			0.8	٧
I <sub>IK</sub>	Input clamp current			-18	mA
Юн	High-level output current			-1	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature range	-55		+125	°C

### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITION	TEST CONDITIONS <sup>3</sup>				UNIT
	l						
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> =	MAX, V <sub>IH</sub> = MIN	2.5			V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub>	= MAX, V <sub>IH</sub> = MIN		.35	.5	٧
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MiN, I <sub>I</sub> :	$V_{CC} = MIN, I_1 = I_{IK}$			-1.2	٧
I <sub>IH2</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> =	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			100	μА
I <sub>tH1</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> =	= 2.7V		1	20	μА
I <sub>IL</sub>	Low-level input current	$V_{CC} = MAX, V_1 = 0.5V$	CP <sub>U</sub> , CP <sub>D</sub>		1	-1.8	mA
			Other inputs		-0.4	-0.6	mA
los	Short-circuit output current <sup>5</sup>	V <sub>CC</sub> = MA)	V <sub>CC</sub> = MAX			-150	mA
lcc	Supply current <sup>6</sup> (total)	V <sub>CC</sub> = MAX	(		32	50	mA

## **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS			LIMIT	rs		UNIT
			V	r <sub>A</sub> = +25°C ' <sub>CC</sub> = +5.0' 50pF, R <sub>L</sub> =	V	T <sub>A</sub> = -55°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,		
			MIN	TYP	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	125		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP <sub>U</sub> or CP <sub>D</sub> to TC <sub>U</sub> or TC <sub>D</sub>	Waveform 2	2.5 3.0	5.5 5.0	8.5 8.0	2.5 3.0	9.0 9.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP <sub>U</sub> or CP <sub>D</sub> to Qn	Waveform 1	2.5 5.0	5.5 8.5	8.5 12.0	3.0 6.0	9.0 13.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay D <sub>n</sub> to Qn	Waveform 4	2.0 6.0	4.0 9.5	7.0 13.5	1.5 6.0	7.5 15.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay PE to Qn	Waveform 3	4.5 5.5	6.5 8.5	10.0 12.0	4.0 5.0	11.0 13.0	ns ns
t <sub>PHL</sub>	Propagation delay MR to Qn	Waveform 5	5.0	7.5	11.0	5.5	12.5	ns
t <sub>PLH</sub>	Propagation delay MR to TC <sub>U</sub>	Waveform 5	6.0	8.5	12.0	5.5	12.5	ns
t <sub>PHL</sub>	Propagation delay MR to TC <sub>D</sub>	Waveform 5	5.0	7.5	11.0	5.0	11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay PL to TC <sub>U</sub> or TC <sub>D</sub>	Waveform 3	6.0 6.0	9.5 9.0	13.5 12.0	6.0 6.0	15.0 13.0	ns ns
t <sub>PLH</sub>	Propagation delay Dn to TC <sub>U</sub> or TC <sub>D</sub>	Waveform 4	5.5 4.5	9.0 8.5	13.0 12.5	5.0 4.5	14.0 13.5	ns ns

#### **AC SETUP REQUIREMENTS**


SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS				
			$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L \approx 500\Omega$			T <sub>A</sub> = -55°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,		
			MIN	TYP	MAX	MIN	MAX	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low Dn to PL	Waveform 6	4.5 4.5			5.0 5.0		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Dn to PL	Waveform 6	2.0 2.0			2.0 2.0		ns ns
t <sub>w</sub> (∟) <sup>5</sup>	PL Pulse width Low	Waveform 1	6.0			6.0		ns
t <sub>w</sub> (H) <sup>5</sup> t <sub>w</sub> (L) <sup>5</sup>	CP <sub>U</sub> or CP <sub>D</sub> Pulse width High or Low	Waveform 1	3.5 5.0			3.5 5.0		ns ns
t <sub>w</sub> (L) <sup>5</sup>	CP <sub>U</sub> or CP <sub>D</sub> Pulse width Low (Change of direction)	Waveform 1	10.0			10.0		ns
t <sub>w</sub> (H) <sup>5</sup>	MR Pulse width High	Waveform 5	6.0			6.0		ns
t <sub>rec</sub>	Recovery time, Pt to CPU or CPD	Waveform 3	6.0			8.0		ns
t <sub>rec</sub>	Recovery time MR to CPU or CPD	Waveform 5	4.0			4.0		ns

- 1.  $TC_U = CP_U$  at terminal count up (HHHH). 2.  $TC_D = CP_D$  at terminal count down (LLLL).
- 3. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- 5. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

  6. Measure I<sub>CCH</sub> with parallel load and Master Reset inputs grounded, all other inputs at 4.5V and all outputs open.
- 7. Pulse width tests are guaranteed as specified, but are tested at 7.0ns due to tester limitations.


54F193

## FUNCTIONAL WAVEFORM (Typical clear, load, and count sequences)



54F193

## **AC WAVEFORMS**



54F193

#### **TEST CIRCUIT AND WAVEFORMS**

