

DESCRIPTION

The MPQ4456 is a high frequency step-down switching regulator with an integrated internal high-side high voltage power MOSFET. It provides 1 A output with current mode control for fast loop response and easy compensation.

The wide 3.8V to 36V input range accommodates a variety of step-down applications, including those in automotive systems. A 120 μ A operational quiescent current is suitable for use in battery-powered applications.

Special controlled circuitry allows the MPQ4456 to maintain PWM operation at low output currents. This lowers noise by reducing the pulse skipping.

By switching at 4MHz, the MPQ4456 prevents EMI (Electromagnetic Interference) noise problems, such as those found in AM radio and ADSL applications.

The MPQ4456 is available in thin 10-pin 3mm x 3mm TQFN package.

FEATURES



- Guaranteed Industrial Temp Range
- 120 μ A Quiescent Current
- Wide 3.8V to 36V Operating Input Range
- 300m Ω Internal Power MOSFET
- Up to 4MHz Programmable Switching Frequency
- Ceramic Capacitor Stable
- Internal Soft-Start
- Extended PWM Operation Reduces Noise
- Up to 95% Efficiency
- Output Adjustable from 0.8V to 36V
- Available in 10-Pin 3x3 TQFN Package

APPLICATIONS

- High Voltage Power Conversion
- Automotive Systems
- Industrial Power Systems
- Distributed Power Systems
- Battery Powered Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION




ORDERING INFORMATION

Part Number*	Package	Top Marking
MPQ4456GQT	TQFN10 (3mm x3mm)	AFD

* For Tape & Reel, add suffix –Z (e.g. MPQ4456GQT–Z).

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply Voltage (V_{IN}).....	–0.3V to +40V
Switch Voltage (V_{SW}).....	–0.3V to $V_{IN} + 0.3V$
BST to SW	–0.3V to +6V
All Other Pins	–0.3V to +6V
Continuous Power Dissipation ($T_A = +25^{\circ}C$) ⁽²⁾	2.5W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature.....	–65°C to +150°C

Recommended Operating Conditions ⁽³⁾

Supply Voltage V_{IN}	3.8V to 36V
Output Voltage V_{OUT}	0.8V to 36V
Operating Junct. Temp (T_J).....	–40°C to +125°C

Thermal Resistance ⁽⁴⁾

	θ_{JA}	θ_{JC}
TQFN10 (3mm x3mm).....	50	12... °C/W

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)– T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7 4-layer board.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $V_{EN} = 2.5V$, $V_{COMP} = 1.4V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Feedback Voltage	V_{FB}	$4.5V < V_{IN} < 36V$, $T_J=25$	0.778	0.796	0.814	V
		$4.5V < V_{IN} < 36V$	0.772		0.820	
Feedback Bias Current	I_{FB}	$V_{FB} = 0.8V$		0.01	1	μA
Upper Switch On Resistance ⁽⁵⁾	$R_{DS(ON)}$	$V_{BST} - V_{SW} = 5V$		300		m Ω
Upper Switch Leakage		$V_{EN} = 0V$, $V_{SW} = 0V$, $V_{IN} = 36V$			1	μA
Current Limit		Duty Cycle = 50%	1.2	1.8	2.4	A
COMP to Current Sense Transconductance ⁽⁵⁾	G_{CS}			3.1		A/V
Error Amp Voltage Gain ⁽⁶⁾				200		V/V
Error Amp Transconductance		$I_{COMP} = \pm 3\mu A$	25	60	95	$\mu A/V$
Error Amp Min Source current		$V_{FB} = 0.7V$		5		μA
Error Amp Min Sink current		$V_{FB} = 0.9V$		-5		μA
VIN UVLO Threshold			2.6	3.0	3.4	V
VIN UVLO Hysteresis				400		mV
Soft-Start Time ⁽⁵⁾		$0V < V_{FB} < 0.8V$		1.5		ms
Oscillator Frequency	f_S	$R_{FREQ} = 45.3k\Omega$	1.6	2	2.4	MHz
Shutdown Supply Current		$V_{EN} = 0V$		12	18	μA
Quiescent Supply Current	I_Q	No load, $V_{FB} = 0.9V$		120	160	μA
Thermal Shutdown ⁽⁵⁾				150		$^{\circ}C$
Thermal Shutdown Hysteresis ⁽⁵⁾				15		$^{\circ}C$
Minimum Off Time ⁽⁵⁾				100		ns
Minimum On Time ⁽⁵⁾				80		ns
EN Up Threshold			1.2	1.5	1.8	V
EN Threshold Hysteresis			150	300	450	mV

Note:

5) Derived from bench characterization. Not tested in production.










6) Guaranteed by design. Not tested in production.

PIN FUNCTIONS

Pin #	Name	Description
1, 2	SW	Switch Node. This is the output from the high-side switch. A low V_f Schottky rectifier to ground is required. The rectifier must be close to the SW pins to reduce switching spikes.
3	EN	Enable Input. Pulling this pin below the specified threshold shuts the chip down. Pulling it up above the specified threshold or leaving it floating enables the chip.
4	COMP	Compensation. This node is the output of the GM error amplifier. Control loop frequency compensation is applied to this pin.
5	FB	Feedback. This is the input to the error amplifier. An external resistive divider connected between the output and GND is compared to the internal +0.8V reference to set the regulation voltage.
6	GND, Exposed Pad	Ground. It should be connected as close as possible to the output capacitor avoiding the high current switch paths. The exposed pad and GND pin must be connected to the same ground plane.
7	FREQ	Switching Frequency Program Input. Connect a resistor from this pin to ground to set the switching frequency.
8, 9	VIN	Input Supply. This supplies power to all the internal control circuitry, both BS regulators and the high-side switch. A decoupling capacitor to ground must be placed close to this pin to minimize switching spikes.
10	BST	Bootstrap. This is the positive power supply for the internal floating high-side MOSFET driver. Connect a bypass capacitor between this pin and SW pin.

TYPICAL PERFORMANCE CURVES

$V_{IN} = 12V$, $V_{OUT} = 5V$, $f_s = 500kHz$, $T_A = +25^\circ C$, unless otherwise noted.



The diagram illustrates the internal architecture of the UC1845B PWM controller. Key internal blocks include:

- REFERENCE UVLO/ THERMAL SHUTDOWN:** Receives the EN input and provides a reference to the internal regulators.
- INTERNAL REGULATORS:** Generates a 2.6V reference and a 5V supply for the internal logic.
- Gm Error Amp:** A transconductance error amplifier that compares the feedback voltage (V_{OUT} via FB) with the 2.6V reference. Its output is the $COMP$ signal.
- OSCILLATOR:** Generates the CLK signal from the $FREQ$ input.
- Level Shift:** Translates the $COMP$ signal to the appropriate logic level for the driver.
- Driver Stage:** Consists of a push-pull MOSFET pair (N-channel and P-channel) that drives the SW node. The P-channel MOSFET's gate is driven by the $COMP$ signal through a level shifter and a driver MOSFET. The N-channel MOSFET's gate is driven by the CLK signal through a driver MOSFET. The SW node is connected to the load (inductor and output capacitor) and the output V_{OUT} .
- Bootstrap Circuit:** A network of capacitors and diodes that provides a gate drive for the P-channel MOSFET, ensuring it can switch the full V_{IN} across the load.

External components shown include the input voltage V_{IN} , the output voltage V_{OUT} , the feedback network (FB), the frequency input ($FREQ$), and the power MOSFETs and diodes used in the switching stage.

Figure 1—Functional Block Diagram

OPERATION

The MPQ4456 is a variable frequency, non-synchronous, step-down switching regulator with an integrated high-side high voltage power MOSFET. It provides a single highly efficient solution with current mode control for fast loop response and easy compensation. It features a wide input voltage range, internal soft-start control and precision current limiting. Its very low operational quiescent current makes it suitable for battery powered applications.

PWM Control

At moderate to high output current, the MPQ4456 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off for at least 100ns before the next cycle starts. If, in one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET remains on, saving a turn-off operation.

Error Amplifier

The error amplifier compares the FB pin voltage with the internal reference (REF) and outputs a current proportional to the difference between the two. This output current is then used to charge the external compensation network to form the COMP voltage, which is used to control the power MOSFET current.

During operation, the minimum COMP voltage is clamped to 0.9V and its maximum is clamped to 2.0V. COMP is internally pulled down to GND in shutdown mode. COMP should not be pulled up beyond 2.6V.

Internal Regulator

Most of the internal circuitries are powered from the 2.6V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 3.0V, the output of the regulator is in full regulation. When VIN is lower than 3.0V, the output decreases.

Enable Control

The MPQ4456 has a dedicated enable control pin (EN). With high enough input voltage, the chip can be enabled and disabled by EN which has positive logic. Its falling threshold is a

precision 1.2V, and its rising threshold is 1.5V (300mV higher).

When floating, EN is pulled up to about 3.0V by an internal 1 μ A current source so it is enabled. To pull it down, 1 μ A current capability is needed.

When EN is pulled down below 1.2V, the chip is put into the lowest shutdown current mode. When EN is higher than zero but lower than its rising threshold, the chip is still in shutdown mode but the shutdown current increases slightly.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The UVLO rising threshold is about 3.0V while its falling threshold is a consistent 2.6V.

Internal Soft-Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 2.6V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than its upper threshold, it shuts down the whole chip. When the temperature is lower than its lower threshold, the chip is enabled again.

Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a threshold of 150mV.

The bootstrap capacitor is charged and regulated to about 5V by the dedicated internal bootstrap regulator. When the voltage between the BST and SW nodes is lower than its regulation, a PMOS pass transistor connected from VIN to BST is turned on. The charging current path is from VIN, BST and then to SW. External circuit should provide enough voltage headroom to facilitate the charging.

As long as VIN is sufficiently higher than SW, the bootstrap capacitor can be charged. When the power MOSFET is ON, VIN is about equal to SW so the bootstrap capacitor cannot be charged. When the external diode is on, the difference between VIN and SW is largest, thus making it the best period to charge. When there is no current in the inductor, SW equals the output voltage V_{OUT} so the difference between V_{IN} and V_{OUT} can be used to charge the bootstrap capacitor.

At higher duty cycle operation condition, the time period available to the bootstrap charging is less so the bootstrap capacitor may not be sufficiently charged.

In case the internal circuit does not have sufficient voltage and the bootstrap capacitor is not charged, extra external circuitry can be used to ensure the bootstrap voltage is in the normal operational region. Refer to *External Bootstrap Diode* in Application section.

The DC quiescent current of the floating driver is about 20 μ A. Make sure the bleeding current at the SW node is higher than this value, such that:

$$I_o + \frac{V_o}{(R1 + R2)} > 20\mu A$$

Current Comparator and Current Limit

The power MOSFET current is accurately sensed via a current sense MOSFET. It is then fed to the high speed current comparator for the current mode control purpose. The current comparator takes this sensed current as one of its inputs. When the power MOSFET is turned on, the comparator is first blanked till the end of the turn-on transition to avoid noise issues. The comparator then compares the power switch current with the COMP voltage. When the sensed current is higher than the COMP voltage, the comparator output is low, turning off the

power MOSFET. The cycle-by-cycle maximum current of the internal power MOSFET is internally limited.

Startup and Shutdown

If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

While the internal supply rail is up, an internal timer holds the power MOSFET OFF for about 50 μ s to blank the startup glitches. When the internal soft-start block is enabled, it first holds its SS output low to ensure the remaining circuitries are ready and then slowly ramps up.

Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, power MOSFET is turned off first to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down.

Programmable Oscillator

The MPQ4456 oscillating frequency is set by an external resistor, R_{FREQ} from the FREQ pin to ground. The relationship between R_{FREQ} and f_s refer to Table1 in Application section.

APPLICATION INFORMATION

Setting the Frequency

The MPQ4456 has an externally adjustable frequency. The switching frequency (f_s) can be set using a resistor at FREQ pin (R_{FREQ}). The recommended R_{FREQ} value for various f_s , please see Table 1.

Table 1— f_s vs. R_{FREQ}

R_{FREQ} (k Ω)	f_s (MHz)
18	4
20	3.8
22.1	3.5
24	3.3
26.7	3
30	2.8
33.2	2.5
39	2.2
45.3	2
51	1.8
57.6	1.6
68	1.4
80.6	1.2
100	1
133	0.8
200	0.5
340	0.3
536	0.2

Setting the Output Voltage

The output voltage is set using a resistive voltage divider from the output voltage to FB pin. The voltage divider divides the output voltage down to the feedback voltage by the ratio:

$$V_{FB} = V_{OUT} \frac{R2}{R1 + R2}$$

Where V_{FB} is the feedback voltage and V_{OUT} is the output voltage.

Thus the output voltage is:

$$V_{OUT} = V_{FB} \frac{(R1 + R2)}{R2}$$

A few μA of current from the high-side BS circuitry can be seen at the output when the MPQ4456 is at no load. In order to absorb this

small amount of current, keep R2 under 40k Ω . A typical value for R2 can be 40.2k Ω . With this value, R1 can be determined by:

$$R1 = 50.25 \times (V_{OUT} - 0.8)(k\Omega)$$

For example, for a 3.3V output voltage, R2 is 40.2k Ω , and R1 is 127k Ω .

Inductor

The inductor is required to supply constant current to the output load while being driven by the switched input voltage. A larger value inductor will result in less ripple current that will result in lower output ripple voltage. However, the larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductance to use is to allow the peak-to-peak ripple current in the inductor to be approximately 30% of the maximum switch current limit. Also, make sure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L1 = \frac{V_{OUT}}{f_s \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where V_{IN} is the input voltage, f_s is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current. Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated by:

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_s \times L1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where I_{LOAD} is the load current. Table 1 lists a number of suitable inductors from various manufacturers. The choice of which style inductor to use mainly depends on the price vs. size requirements and any EMI requirement.

Table 2—Selected Inductors

Manufacturer	Part Number	Inductance (μ H)	Max DCR (Ω)	Current Rating (A)	Dimensions L x W x H (mm ³)
Würth Electronics	7447789002	2.2 μ H	0.019	4A	7.3x7.3x3.2
Würth Electronics	7447789003	3.3 μ H	0.024	3.42A	7.3x7.3x3.2
Würth Electronics	7447789004	4.7 μ H	0.033	2.9A	7.3x7.3x3.2
Würth Electronics	744066100	10 μ H	0.035	3.6A	10x10x3.8
Würth Electronics	744771115	15 μ H	0.025	3.75	12x12x6
Würth Electronics	744771122	22 μ H	0.031	3.37	12x12x6
TDK	RLF7030T-2R2	2.2 μ H	0.012	5.4A	7.3x6.8x3.2
TDK	RLF7030T-3R3	3.3 μ H	0.02	4.1A	7.3x6.8x3.2
TDK	RLF7030T-4R7	4.7 μ H	0.031	3.4A	7.3x6.8x3.2
TDK	SLF10145T-100	10 μ H	0.0364	3A	10.1x10.1x4.5
TDK	SLF12565T-150M4R2	15 μ H	0.0237	4.2	12.5x12.5x6.5
TDK	SLF12565T-220M3R5	22 μ H	0.0316	3.5	12.5x12.5x6.5
TOKO	FDV0630-2R2M	2.2 μ H	0.021	5.3	7.7x7x3
TOKO	FDV0630-3R3M	3.3 μ H	0.031	4.3	7.7x7x3
TOKO	FDV0630-4R7M	4.7 μ H	0.049	3.3	7.7x7x3
TOKO	#919AS-100M	10 μ H	0.0265	4.3	10.3x10.3x4.5
TOKO	#919AS-160M	16 μ H	0.0492	3.3	10.3x10.3x4.5
TOKO	#919AS-220M	22 μ H	0.0776	3.0	10.3x10.3x4.5

Output Rectifier Diode

The output rectifier diode supplies the current to the inductor when the high-side switch is off. To reduce losses due to the diode forward voltage and recovery times, use a Schottky diode. Choose a diode whose maximum reverse voltage rating is greater than the maximum input voltage, and whose current rating is greater than the maximum load current. Table 3 lists example Schottky diodes and manufacturers.

Table 3—Output Diodes

Manufacturer	Part Number	Voltage Rating (V)	Current Rating (A)	Package
Diodes Inc.	B240A-13-F	40V	2A	SMA
Diodes Inc.	B340A-13-F	40V	3A	SMA
Central semi	CMSH2-40M	40V	2A	SMA
Central semi	CMSH3-40MA	40V	3A	SMA

Input Capacitor

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors may also suffice. Since the input capacitor absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current. The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. 0.1μF,

should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_S \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where C_{IN} is the input capacitance value.

Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_S \times C2}\right)$$

Where L is the inductor value, CO is the output capacitance value, and RESR is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_S^2 \times L1 \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4456 can be optimized for a wide range of capacitance and ESR values.

Compensation Components

MPQ4456 employs current mode control for easy compensation and fast transient response. The system stability and transient response are controlled through the COMP pin. COMP pin is the output of the internal error amplifier. A series capacitor-resistor combination sets a pole-zero combination to control the characteristics of the control system. The DC gain of the voltage feedback loop is given by:

$$A_{VDC} = R_{LOAD} \times G_{CS} \times A_{VEA} \times \frac{V_{FB}}{V_{OUT}}$$

Where A_{VEA} is the error amplifier voltage gain, G_{CS} is the current sense transconductance, and R_{LOAD} is the load resistor value. The system has two poles of importance. One is due to the compensation capacitor (C3), the output resistor of error amplifier. The other is due to the output capacitor and the load resistor. These poles are located at:

$$f_{P1} = \frac{G_{EA}}{2\pi \times C3 \times A_{VEA}}$$

And

$$f_{P2} = \frac{1}{2\pi \times C2 \times R_{LOAD}}$$

The system has one zero of importance, due to the compensation capacitor (C3) and the compensation resistor (R3). This zero is located at:

$$f_{Z1} = \frac{1}{2\pi \times C3 \times R3}$$

The system may have another zero of importance, if the output capacitor has a large capacitance and/or a high ESR value. The zero, due to the ESR and capacitance of the output capacitor, is located at:

$$f_{ESR} = \frac{1}{2\pi \times C2 \times R_{ESR}}$$

In this case (as shown in Figure 2), a third pole set by the compensation capacitor (C6) and the compensation resistor (R3) is used to compensate the effect of the ESR zero on the loop gain. This pole is located at:

$$f_{P3} = \frac{1}{2\pi \times C6 \times R3}$$

The goal of compensation design is to shape the converter transfer function to get a desired loop gain. The system crossover frequency where the feedback loop has the unity gain is important. Lower crossover frequencies result in slower line and load transient responses, while higher crossover frequencies could cause system unstable. A good rule of thumb is to set the crossover frequency to approximately one-tenth of the switching frequency or lower. The Table 4 lists the typical values of compensation components for some standard output voltages with various output capacitors and inductors. The values of the compensation components have been optimized for fast transient responses and good stability at given conditions.

Table 4—Compensation Values for Typical Output Voltage/Capacitor Combinations

V _{OUT}	L	C _O	R3	C3	C6
1.8V	4.7μH	47μF ceramic	105k	100pF	None
2.5V	4.7μH-6.8μH	22μF ceramic	54.9k	220pF	None
3.3V	6.8μH-10μH	22μF ceramic	68.1k	220pF	None
5V	15μH-22μH	22μF ceramic	100k	150pF	None
12V	22μH-33μH	22μF ceramic	147k	150pF	None

Note: The selection of L is based on $f_s = 500\text{kHz}$. Please refer to “Inductor section” on page7 to select proper inductor if f_s is higher than that.

To optimize the compensation components for conditions not listed in Table 4, the following procedure can be used.

1. Choose the compensation resistor (R3) to set the desired crossover frequency. Determine the R3 value by the following equation:

$$R3 = \frac{2\pi \times C2 \times f_c}{G_{EA} \times G_{CS}} \times \frac{V_{OUT}}{V_{FB}}$$

Where f_c is the desired crossover frequency (which typically has a value no higher than $1/10^{\text{th}}$ of switching frequency).

2. Choose the compensation capacitor (C3) to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero, f_{z1} , below one forth of the crossover frequency provides sufficient phase margin. Determine the C3 value by the following equation:

$$C3 > \frac{4}{2\pi \times R3 \times f_c}$$

Where R3 is the compensation resistor value.

3. Determine if the second compensation capacitor (C6) is required. It is required if the ESR zero of the output capacitor is located at less than half of the switching frequency, or the following relationship is valid:

$$\frac{1}{2\pi \times C2 \times R_{\text{ESR}}} < \frac{f_s}{2}$$

If this is the case, then add the second compensation capacitor (C6) to set the pole f_{P3} at the location of the ESR zero. Determine the C6 value by the equation:

$$C6 = \frac{C2 \times R_{\text{ESR}}}{R3}$$

High Frequency Operation

The switching frequency of MPQ4456 can be programmed up to 4MHz by an external resistor. Please pay attention to the following if the switching frequency is above 2MHz.

The minimum on time of MPQ4456 is about 80ns (typ). Pulse skipping operation can be seen more easily at higher switching frequency due to the minimum on time. Recommended operating voltage at 4MHz is 12V or below, and 24V or below at 2MHz.




Figure 2—Recommended Input vs. f_s

Since the internal bootstrap circuitry has higher impedance, which may not be adequate to charge the bootstrap capacitor during each charging period, an external bootstrap charging diode is strongly recommended if the switching frequency is above 2MHz (see External Bootstrap Diode section for detailed implementation information).

With higher switching frequencies, the inductive reactance (X_L) of a capacitor dominates, such that the ESL of the input/output capacitor determines the input/output ripple voltage at higher switching frequencies. As a result, high frequency ceramic capacitors are strongly recommended as input decoupling capacitors and output filtering capacitors.

Layout becomes more important when the device switches at higher frequency. It is essential to place the input decoupling capacitor, catch diode and the MPQ4456 as close together as possible, with traces that are very short and fairly wide. This can help to greatly reduce the voltage spikes on SW and also lower the EMI noise level.

Try to run the feedback trace as far from the inductor and noisy power traces as possible. It is a good idea to run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two. The compensation components should be placed close to the MPQ4456. Do not place the compensation components close to or under the high dv/dt SW node, or inside the high di/dt power loop. If you have to do so, the proper ground plane must be in place to isolate these nodes. Switching losses are expected to increase at high switching frequencies. To help improve the thermal conduction, a grid of thermal vias can be created right under the exposed pad. It is recommended that they be small (15mil barrel diameter) so that the hole is essentially filled up during the plating process, thus aiding conduction to the other side. Too large a hole can cause solder wicking problems during the reflow soldering process. The pitch (distance between the centers) of several such thermal vias in an area is typically 40mil.

PC Board Layout

The high current paths (GND, IN and SW) should be placed very close to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. The external feedback resistors should be placed next to the FB pin. Keep the switch node traces short and away from the feedback resistor divider and compensation network.

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

- $V_{OUT}=5V$ or $3.3V$; and
- Duty cycle is high: $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, an external BST diode is recommended from the output of the voltage regulator to BST pin, as shown in Figure 3




Figure 3—Add Optional External Bootstrap Diode to Enhance Efficiency


The recommended external BST diode is IN4148, and the BST cap is $0.1 \sim 1\mu F$.

PCB LAYOUT GUIDE

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance.

If change is necessary, please follow these guidelines and take Figure 4 for reference.

- 1) Keep the path of switching current short and minimize the loop area formed by Input cap, high-side MOSFET and external switching diode.
- 2) Bypass ceramic capacitors are suggested to be put close to the V_{IN} Pin.
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.



MPQ4456 Typical Application Circuit






Figure 4—MPQ4456 Typical Application Circuit and PCB Layout Guide

PACKAGE INFORMATION


TQFN10 (3mm x 3mm)



TOP VIEW



BOTTOM VIEW




SIDE VIEW

PIN 1 ID OPTION A
R0.20 TYP.

PIN 1 ID OPTION B
R0.20 TYP.


DETAIL A



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.