



The VFC32 monolithic voltage-to-frequency and frequency-to-voltage converter provides a simple low cost method of converting analog signals into digital pulses. The digital output is an open collector and the digital pulse train repetition rate is proportional to the amplitude of the analog input to +Vcc). voltage. Output pulses are compatible with TTL and CMOS logic families.

The converter requires two external resistors and two external capacitors to operate. Full scale frequency and input voltage are determined by one

resistor (in series with --IN) and two capacitors (one-shot timing and input amplifier integration). High linearity is achieved with relatively few external components, e.g.,  $\pm 0.01\%$  at 10kHz. The other resistor is a non-critical open collector pull-up (four

The VFC32 is available in three models and two package configurations. The TO-100 versions are hermetically sealed, and specified for the -25°C to +85°C and -55°C to +125°C ranges. The plastic DIP and SOIC are specified from 0°C to +70°C.



Burr-Brown IC Data Book

10-3



VFC32

# 11E D 1731365 0014717 4

# SPECIFICATIONS ELECTRICAL At TA = +25°C and ±15VDC power supply unless otherwise noted.

# T-73-13-03

CHARACTERISTICS	CONDITIONS	VFC32KP, KU			VFC32BM			VFC32SM			4
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
NPUT (V/F CONVERTE	R) FOUT = VIN / 7.5 R1C1.	Figure 6									
/oitage Range(1)	<u> </u>										v
Positive Input		>0		+0.25mA	•						v
	l. I.			x R1 -10				•		•	v
Negative Input	1	>0 >0		+0.25	•		•	•		•	mA
Current Range(1)											
lias Current Inverting Input			20	100		·	•			:	nA
Noninverting Input			100	250							nA mV
Offset Voltage(2)			1	4			-				kΩ    ρF
Differential Impedance		300    10	650   10								
Common-mode		300    3	500    3		•	•		•	•		MΩ∥pF
mpedance		ا د خ	000 11 0							w	·
NPUT (F/V CONVERT	R) VOUT = 7.5 R1C1 FIN, F			7		· · ·					kΩ įį pF
mpedance		50    10	150    10			-		•		•	V V
Logic "1"			+1.0 -0.05				•	.		•	l v
.ogic "0"		0.1	-0.05	150k/FMAX	•		•	•		•	μsec
Pulse-width Range		0.1									
ACCURACY						Γ		······	T		1
Linearity Error <sup>(a)</sup>	0.01Hz ≤ oper		±0.005	±0.010(4)		.	•	l	•	•	% of FSR
	freq ≤ 10kHz		±0.005	10.010(4)						1	
	0.1Hz ≤ oper freq ≲ 100kHz		±0.025	±0.05		•	•		· ·	· ·	% of FSR
	0.5Hz ≤ oper										M at 500
	freq ≤ 500kHz		±0.05			<u> </u>					% of FSR
Offset Error Input								i i			
Offset Voltage(2)			1	4			· ·				mV ppm of FSR/
Offset Drift(6)			±3					ļ			
Gain Error(2)			5			•	•	Ì		±150	% of FSR ppm/°C
Gain Drift(6)	f = 10kHz		±75			±50	±100		±70		
Full Scale Drift	f = 10kHz		±75			±50	±100		±70	±150	opm of FSR/
offset drift &	1										
gain drift (6)(7)						<u> </u>		ļ	ļ		<b> </b>
Power Supply	$f = DC, \pm V_{CC} = 12VDC$										% of FSR/
Sensitivity	to 18VDC			±0.015			l	Ļ			1.011.01#
OUTPUT (V/F CONVE	RTER) (open collector output	ut)							- <del></del>		
Voltage, Logic "0"	ISINK = 8mA	0	0.2	0.4	•	•	•	· ·	· ·	1 .	v
Leakage Current,	-						1.			•••	Αμ
Logic "1"	Vo = 15V		0.01	1.0		1					<b>#</b> ^
Voltage, Logic "1"	External pull-up resistor			Veu		1				•	V V
Pulse Width	required a see Figure 4 For Best Linearity		0.25/FMAX			•	1		· ·		sec
Fall Time	IOUT = 5mA, CLOAD = 500pF			400			· ·			•	nsec
OUTPUT (F/V CONVE		<u> </u>	·	· · · · · ·	<u> </u>						
	The second s	0 to +10		T	•	1		1.	1.	T	V
Voltage Current	lo ≤ 7mA Vo ≤ 7VDC	+10			·		1	· ·	1		mA
Impedance	Closed loop			1			•	1		1 :	0
Capacitive Load	Without oscillation			100				L		<u> </u>	pF
DYNAMIC RESPONSE	· · · · · · · · · · · · · · · · · · ·										
Full Scale Frequency	1	1	T	500(8)	· · ·		T	1			kHz
Dynamic Range	1	6	1		· ·			1 .	1	1	decade
Settling Time	V/F to specified linearity	1	1			1.		1	1.	1	
	for a full scale input step	1	(9)			1 :					
Overload Recovery	< 50% overload	L	(9)	1						<u> </u>	
POWER SUPPLY											
Rated Voltage			±15		1	1		1	1.	1	V V
Voltage Range		±11		±20	1	1.	.	1		1	w mA
Quiescent Current		<u> </u>	±5.5	±6.0		.L	<u> </u>		1	<u> </u>	
TEMPERATURE RAN	GE							-		<u></u>	<del></del>
Specification	T	0		+70	-25		+85	-55		+125	°C
	1	-25	1	+85	-55 -65		+125 +150	-55 -65	1	+125 +150	0°C •C
Operating		-25		+85							

10 C 61111

Burr-Brown IC Data Book

10-4

LLE D 1731365 0014718 6

T=73-13-03

#### NOTES:

- 1. A 25% duty cycle -0.25mA input current is recommended where possible to achieve best linearity. A case dury cycle to come input content is recommended where possible to come even intention.
   Adjustable to zero. See Offset and Gain Adjustment section.
   Linearity error is specified at any operating frequency from the straight line intersecting 90% of full
- scale frequency and 0.1% of full scale frequency. See Discussion of Specifications section. Above 200kHz, it is recommended all grades be operated below +85°C.
- 4. ±0.015% of FSR for negative inputs shown in Figure 7. Positive inputs are shown in Figure 6. 5. FSR = Full Scale Range : corresponds to full scale frequency and full scale input voltage .
- Exclusive of external components' drift.
   Positive drift is defined to be increasing frequency with increasing temperature.
- 8. For operation above 200kHz up to 500kHz, see Discussion of Specifications and Installation and Operation sections.
- 9. One pulse of new frequency plus 1µsec.

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltages         ±22           Output Sink Current (Four)         50mA           Output Current (Vour)         +20mA           Input Voltage, -Input         ±Supply           Input Voltage, +Input         ±Supply
Comparator Input ±Supply Storage Temperature Range:
VFC32BM, SM

#### MECHANICAL



Burr-Brown IC Data Book

10-5

#### **PIN CONFIGURATIONS**



# DISCUSSION OF SPECIFICATIONS

## LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points (90% of full scale input or frequency and 0.1% of full scale called zero). Linearity is the true measure of voltage-to-frequency converter's performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. For a given full scale frequency, the linearity error decreases with decreasing operating frequency as shown in Figure 2. Also, best linearity is achieved at lower gains  $(\Delta F_{OLT}/\Delta V_{IN})$  with operation as close to the chosen full scale frequency as possible.

The high linearity of the VFC32 makes the device an excellent choice for use as the front end of A/D converters with 8- to 12-bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire serial data transmission).





Burr-Brown IC Data Book

# LLE D 1731365 0014719 8



## FREQUENCY STABILITY vs TEMPERATURE

The full scale frequency drift of the VFC32 versus temperature is expressed as parts per million of full scale range per °C. As shown in Figure 3, the drift increases above 100kHz, and this should be taken into account for



FIGURE 2. Linearity Error vs Operating Frequency. (25% Duty Cycle)



FIGURE 3. Full Scale Drift vs Full Scale Frequency. (25% Duty Cycle)

10-6

# LLE D 1731365 0014720 4





FIGURE 4. Functional Block Diagram of the VFC32.

specific applications. To determine the total accuracy drift over temperature, the drift coefficients of external components (especially  $R_1$  and  $C_1$ ) must be added to the drift of the VFC32. Above 200kHz, it is recommended all grades be operated below +85°C. Higher duty cycle (up to 50%) and higher output transistor collector current (up to 15mA) will be required. Linearity will, however, be degraded.

### RESPONSE

Response of the VFC32 to changes in input signal level is specified for a full scale step, and is 1 microsecond plus 1 pulse of the new frequency. For a 10 volt input signal step with the VFC32 operating at 100kHz full scale, the settling time to within  $\pm 0.01\%$  of full scale is 11 microseconds.

# THEORY OF OPERATION

The VFC32 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage in Figure 4.

Essentially, the input amplifier acts as an integrator that produces a 2-part ramp. The first part is a function of the input voltage, and the second part dependent on the current sink. When a positive input voltage is applied at  $V_{IN}$ , a constant current will flow through the input resistor, causing the voltage at  $f_{IN}$  to ramp down toward zero, according to  $dV/dt = V_{IN}/R_1C_1$ . During this time, the constant current sink is disabled by the switch. Note, this period is only dependent on  $V_{IN}$  and integrating components. When the ramp reaches a voltage close to zero, the comparator will cause the one-shot to fire. The one-shot period is determined by an internal 7.5V reference and  $C_1$ . The  $f_{OUT}$  signal will then change logic states, going from a "0" to a "1", and the switch will close,

Burr-Brown IC Data Book

enabling the constant current sink. The ramp voltage will then change direction and begin to ramp up. Since  $V_{\rm IN}$  R<sub>1</sub> is always set up to be less than ImA, the current in the integrating capacitor will flow toward the summing junction, and the ramp voltage rate of change will be;

$$\frac{dV}{dt} = \frac{\frac{V_{IN}}{R_1} - ImA}{C_2}$$

Before the ramp voltage can saturate the input amplifier, the one-shot will reset, disabling the current sink, changing the output state back to logie "0", and restarting the cycle. Since the integrating capacitor  $C_2$  affects both the rising and falling segments of the ramp voltage, its tolerance and temperature coefficient do not affect the output frequency. It should, however, have a leakage current that is small compared to  $V_{IN}/R_1$ , since this parameter will add directly to the gain error of the VFC.  $C_1$ , which controls the one-shot period, should be very precise since its tolerance and temperature coefficient add directly to the errors in the transfer function.

To operate the VFC32 as a highly linear frequency-tovoltage converter, open the connection between  $V_{OUT}$  and  $f_{IN}$ , and connect  $V_{IN}$  to  $V_{OUT}$ . The input frequency should be coupled through a capacitor to  $f_{IN}$ , and a positive output voltage proportional to  $f_{IN}$  will be generated at the  $V_{OUT}$  connection. For details see Installation and Operating Instructions.

The total VFC period is determined by the following equations, which is shown graphically in Figure 5.

$$f_{o} = \frac{1}{t}$$

$$t = t_{1} + t_{2} \text{ and } i = c \, dv/dt$$

$$t = \Delta V_{OUT} t_{1} \frac{C_{2}}{V_{IN}/(R_{1})} + \Delta V_{OUT} t_{2} \frac{C_{2}}{V_{IN}/(R_{1}) - ImA}$$

10-7



~10篇

VFC32





FIGURE 5. Integrator and VFC Output Timing.

and:

$$-\Delta V_{OUT}t_1 = +\Delta V_{OUT}t_2$$

$$t_2 = C_1 \frac{7.5V}{1mA}$$

The equations reduce to:

$$f_o = \frac{V_{IN}}{7.5(R_1) C_1}$$

#### DUTY CYCLE

The duty cycle (D) of the VFC is the ratio of the one-shot period (t2) or pulse width, PW, to the total VFC period (t1 + t2). It is measured at the full scale input voltage, which gives the full scale output frequency, FFS.

$$D = \frac{t_2}{t_1 + t_2} = PW \times F_{FS}$$
$$PW = \frac{D}{F_{FS}}$$

Duty cycle is related to the maximum input current and the 1mA (nominal) current sink. By reducing the equations for t<sub>2</sub> and f<sub>0</sub>:

$$D = \frac{V_{IN} \max/(R_1)}{ImA} = \frac{I_{IN} \max}{ImA}$$

A 25% duty cycle or less is recommended to achieve the best linearity. This corresponds to a maximum input current of 0.25mA. However, for frequencies above 200kHz a higher duty cycle (up to 50%) will provide more stable high temperature operation at a sacrifice in linearity.

In general, designs with the VFC32 include: (1) Choosing  $F_{MAX}$ , (2) Choosing the duty cycle (D=0.25 typically), (3) Determining the one-shot PW, and (4) Calculating C<sub>1</sub>, C2, R1, R2, and R3.

# INSTALLATION AND **OPERATING INSTRUCTIONS**

The VFC32 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.

Burr-Brown IC Data Book

# LLE D 1731365 0014721 6



FIGURE 6. Connection Diagram for V/F Conversion, Positive Input Voltages.



FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

Differential inputs are also possible (in Figure 7 lift ground on R3 and drive R3 and pin 14 differentially). Note, no CMR will be present.

The full scale frequency and full scale input voltage (current) are established by the selection of values for R1. C2, and C1. Most applications will require a gain adjustment pot (R3), but the offset adjust network (R4, R5) can be omitted if input offset voltages of 1mV to 4mV can be tolerated. R2 is an output pull up resistor and its value depends on the pull up voltage and output drive requirements.

## **EXTERNAL COMPONENT SELECTION CRITERIA**

One-shot Capacitor, C1. This capacitor determines the duration of the output pulse, and is a function of the full scale frequency, according to this equation:

$$Cl(pF) = 33 \times 10^6 / f_{MAX} - 30$$

Select the closest standard value to the capacitance given by the equation. The initial tolerance of this capacitor is

10-8



FIGURE 8. Output Pulse Width (D = 0.25) and Full Scale Frequency vs External One-shot Capacitance.

not critical since R3 will be adjusted to remove initial gain errors. The temperature drift is critical, since it will add directly to the errors in the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize the parasitic capacitance at this connection to the VFC32 and C1 should be mounted as close as possible. Figure 8 shows pulse width and FS frequency for various values of C1.

Input Resistor RI and R3. RI and R3 determine the magnitude of the current which charges the integrator capacitor. It is a function of the full scale input voltage, according to this equation for 25% duty cycle.

R1 (kΩ) [90% - % tolerance C1] x V<sub>IN</sub> max/0.25mA R1 is scaled down by [1-(initial C1 tolerance + 0.1)] to allow the addition of a series gain adjusting pot, R3.

$$_{3}$$
 (k $\Omega$ ) = V<sub>IN</sub> max/0.25mA - R<sub>1</sub>

R1 should have a very low temperature coefficient since this drift adds directly to the errors in the transfer function. If the input signal is a current rather than a voltage, R1 and R3 should be replaced with a short circuit, and the full scale input current should be 0.25mA (25% duty cycle). Removal of gain error then requires adjustment of C1.

Integrating Capacitor C2. C2 is a function of the full scale frequency, according to this equation:

 $C_2(\mu F) = 10^2 / f_{MAX}$  below 100kHz

Select the closest standard value to the capacitance given by the equation. The initial tolerance and temperature stability are not critical since these errors do no affect the transfer function. Since the leakage current of the capacitor introduces a gain error, select a capacitor with leakage that is small compared to the full scale input current e.g., 0.25mA. A mylar type is recommended.

Output Pull Up Resistor R2. The open collector output

Burr-Brown IC Data Book

# LLE D 1731365 0014722 8

can sink up to 8mA and still be TTL-compatible. Select R2 according to this equation:

#### $R_2 \min (\Omega) = V_{PULLUP}/(8mA - i_{I.OAD})$

A 10% carbon composition resistor is suitable for use as R2.

Operation above 200kHz up to 500kHz requires higher duty cycles up to 50% (I<sub>IN</sub> = 0.5mA) and a pull-up resistor that permits 15mA to flow in the output transistor. At this speed, capacitive loading should be minimized to 100pF or less to allow the output voltage time to rise to logic one. Due to the large collector current, the logic zero may rise above +0.4V. This may require an interface circuit such as diode clamp or voltage comparator for coupling to TTL inputs. Note, that linearity will degrade. Also, it is recommended to stay below +85°C at high frequencies.

### FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC32 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near +2.5V. The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses -0.6V. Choose C3 for appropriate value of t (see Figure 9). For input signals with amplitudes less than 5V, pin 10 should be biared closer to zero, to insure that the input signal at pin 10 crosses the -0.6V threshold. Errors are nulled following the procedure given on this page, using 0.001X full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from V/F calculations to find R1, R3, R4, R5, C1 and C2.

#### **POWER SUPPLY CONSIDERATIONS**

The power supply rejection ratio of the VFC32 is 0.015% of FSR/% max. To maintain ±0.015% conversion,



FIGURE 9. Connection Diagram for F/V Conversion.

10-9

power supplies which are stable to within  $\pm 1\%$  are recommended. These supplies should be bypassed as close as possible to the converter with  $0.01\mu$ F capacitors.

Current in the  $f_{OUT}$  pin (logic sink current) flows in the common connection (pin 11 of DIP package). It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by logic current flowing through any ground return impedance.

#### Trimming Components R3, R4, R5,

R5 nulls the offset voltage of the input amplifier. It should have a series resistance between  $10k\Omega$  and  $100k\Omega$ and a temperature coefficient less than 100ppm °C. R4 can be a 20% carbon composition resistor with a value of  $10M\Omega$ .

R3 nulls the gain errors of the converter and compensates for initial tolerances of R1 and C1. Its total resistance should be at least 20% of R1, if R1 is selected 10% low (see R1 equation). Its temperature coefficient should be no greater than five times that of R1, to maintain a low drift of the R3 - R1 series combination.

## OFFSET AND GAIN ADJUSTMENT PROCEDURES

To null errors to zero, follow this procedure:

- 1. Apply an input voltage that should produce an output frequency of 0.001 X full scale.
- 2. Adjust R5 for proper output.
- 3. Apply the full scale input voltage.
- 4. Adjust R3 for proper output.
- 5. Repeat steps 1 through 4.

If nulling is unnecessary for the application, delete  $R_4$  and  $R_5$ , and replace  $R_3$  with a short circuit.

#### DESIGN EXAMPLE

Given a full scale input of  $\pm 10V$ , select the values of R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, C<sub>1</sub>, and C<sub>2</sub> for a 25% duty cycle at 100kHz maximum operation into one TTL load. See Figure 6.

# LLE D 1731365 0014723 T

# $\frac{\text{Selecting } C_1}{C_1 = 33 \text{ x}} \frac{10^6}{10^6} / \text{ f}_{\text{MAX}} - 30$

 $= 33 \times 10^{6} / 100 \text{ Hz} - 30$ = 300 pF

Choose a 300pF NPO ceramic capacitor with  $\pm 1\%$  tolerance.

T-73-13-03

 $\frac{\text{Selecting } R_1 \text{ and } R_3}{R_1 = [90\% - \% \text{ tolerance of } C_1] \times V_{1N} \text{ max } / 0.25 \text{mA}}$ 

 $= [0.9 - 0.1] \times 10V/0.25mA$ = 32kΩ

Choose a 32.4k $\Omega$  metal film resistor with  $\pm 1\%$  tolerance.

 $R_3 = 10V/0.25mA - R_1$ 

 $= 8k\Omega$ 

Choose a  $10k\Omega$  cermet potentiometer

Selecting 
$$C_2$$

$$= 10^{2}/100 \text{ kHz}$$

$$= 0.001 \mu F$$

Choose a  $0.001 \mu$  F mylar capacitor with  $\pm 5\%$  tolerance. Selecting R<sub>2</sub>

 $R_2 = V_{PULLUP} / (8mA - i_{LOAD})$ 

= 5V/(8mA - 1.6mA), one TTL-load = 1.6mA =  $781\Omega$ 

Choose a 750 $\Omega$  1/4-watt carbon composition resistor with  $\pm 5\%$  tolerance.

# TYPICAL APPLICATIONS

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC32 ideal for a variety of VFC applications. High accuracy allows the VFC32 to be used where absolute or exact readings must be made. It is also suitable for systems requiring high resolution up to 12-bits.

Figures 10 - 14 show typical applications of the VFC32.



FIGURE 10. Inexpensive A/D with Serial Transmission of Digital Data.



FIGURE 11. Inexpensive Digital Panel Meter.

Burr-Brown IC Data Book

10-10



FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).



FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REFI01 provide a stable half-scale output frequency at zero volts input.



FIGURE 14. Absolute value circuit with the VFC32. Op amp, D<sub>1</sub> and Q<sub>1</sub> (its base-emitter junction functioning as a diode) provide full-wave rectification of bipolar input voltages. VFC output frequency is proportional to |e<sub>1</sub>|. The sign bit output provides indication of the input polarity.



**VOLTAGE-TO-FREQUENCY CONVERTERS** 

# VFC32

Burr-Brown IC Data Book

10-11