

Z20K14xMC Data Sheet



Contents

| | | |
|-------|--|----|
| 1 | Introduction..... | 3 |
| 1.1 | Features | 3 |
| 1.2 | List of part number..... | 5 |
| 1.3 | Block diagram | 5 |
| 1.4 | Package pinouts and signal descriptions | 6 |
| 2 | General electrical characteristics | 6 |
| 2.1 | Absolute maximum ratings | 6 |
| 2.2 | Voltage and current operating requirements..... | 8 |
| 2.3 | Thermal operating characteristics | 9 |
| 2.4 | Power and ground pins..... | 9 |
| 2.5 | LVW, LVD and POR operating requirements | 12 |
| 2.6 | Power mode transition operating behaviors | 12 |
| 2.7 | Power consumption | 13 |
| 2.8 | ESD handling ratings | 15 |
| 2.9 | EMC radiated emissions operating behaviors | 15 |
| 2.10 | Thermal handling ratings | 15 |
| 2.11 | Moisture handling ratings..... | 16 |
| 3 | I/O parameters..... | 16 |
| 3.1 | AC electrical characteristics..... | 16 |
| 3.2 | General AC specifications | 16 |
| 3.3 | DC electrical specifications..... | 17 |
| 3.4 | AC electrical specifications..... | 18 |
| 3.5 | Device clock specifications | 19 |
| 4 | Peripheral operating requirement and behaviors | 20 |
| 4.1 | Clock interface modules | 20 |
| 4.1.1 | External system oscillator electrical specifications | 20 |
| 4.1.2 | Fast internal RC oscillator (FIRC) electrical specifications | 22 |
| 4.1.3 | Internal Low Power Oscillator (LPO32K)..... | 22 |
| 4.1.4 | External low oscillator (OSC32K)..... | 22 |
| 4.1.5 | PLL electrical specifications | 23 |
| 4.2 | Memory and memory interfaces | 23 |
| 4.2.1 | Flash memory module..... | 23 |
| 4.2.2 | Reliability specifications..... | 25 |
| 4.3 | Analog characteristics | 25 |

| | | |
|------------|---|----|
| 4.3.1 | 12-bit A/D converter electrical specifications..... | 25 |
| 4.3.2 | 12-bit ADC electrical characteristics | 26 |
| 4.4 | CMP with 8-bit DAC electrical specifications | 27 |
| 4.5 | Communication modules..... | 28 |
| 4.5.1 | UART electrical specifications | 28 |
| 4.5.2 | SPI electrical specifications | 28 |
| 4.5.3 | I2C electrical specifications..... | 31 |
| 4.5.4 | CAN electrical specifications | 32 |
| 4.5.5 | Clock-out frequency..... | 32 |
| 4.6 | Debug modules..... | 32 |
| 4.6.1 | SWD electrical specifications | 32 |
| 4.6.2 | JTAG electrical specifications | 33 |
| 5 | Thermal attributes | 35 |
| 5.1 | Description | 35 |
| 5.2 | Thermal characteristics | 36 |
| 6 | Package information | 36 |
| 6.1 | 100-pin products..... | 36 |
| 6.2 | 144-pin products..... | 38 |
| 6.3 | 64-pin products..... | 40 |
| Appendix A | | 42 |
| Appendix B | | 46 |
| 7 | Revision history | 51 |

1 Introduction

1.1 Features

- Operating characteristics
 - Voltage range: 2.97 V to 5.5 V supply with fully functional flash memory program/erase/read operations
 - Ambient operating temperature range: -40 °C to 125 °C
- ARM® Cortex®-M4F core, 32-bit CPU with FPU
 - Up to 160 MHz frequency
 - Up to 4 KB I/D cache
 - Configurable Nested Vectored Interrupt Controller (NVIC)
- Clock interfaces
 - 8 ~ 40 MHz external oscillator
 - Up to 50 MHz DC external square input clock in external clock mode
 - Up to 64 MHz Internal RC oscillator
 - 32.768 KHz external oscillator
 - 32 KHz Low Power Internal RC Oscillator
 - 32 KHz Real Time Counter external clock (RTC_CLKIN)
 - High frequency VCO with up to 160MHz PLL output
- Power management
 - Low-power Arm Cortex-M4F core with excellent energy efficiency
 - Power Management Unit (PMU) with multiple power modes: RUN, WAIT, STOP, Standby
 - Clock gating and low power operation supported on specific peripherals
- Memory and memory interfaces
 - Up to 2 MB Code Flash memory with ECC
 - Up to 128 KB Data Flash memory with ECC
 - Up to 32 KB User IFR with ECC
 - Up to 256 KB SRAM with ECC
 - 16-bit or 32-bit CRC with programmable generator polynomial
- Mixed-signal analog
 - Two 12-bit Analog-to-Digital Converter (ADC), each with up to 20 channel analog inputs
 - One Analog Comparator (CMP, up to 13 channels) with internal 8-bit Digital-to-Analog Converter (DAC)
- Debug functionality

- Up to 20 MHz SWD_CLK
- IEEE1149.1 Joint Test Access Group (JTAG) supported
- Human-machine interface (HMI)
 - Up to 125 GPIO pins with interrupt functionality
 - Non-maskable Interrupt (NMI)
- Communications interfaces
 - Up to six Universal Asynchronous Receiver/Transmitter (UART/LIN) modules with DMA support and low power availability
 - Up to four Serial Peripheral Interface (SPI) modules with DMA support and low power availability
 - Up to two Inter-Integrated Circuit (I2C) modules with DMA support
 - Up to eight CAN modules (with optional CAN-FD support), up to 128 Message Buffers
 - Up to two I2S modules with configurable number of stereo channels (up to 4 channels)
- Safety and Security
 - 128-bit Unique Identification (ID) number
 - Error-Correcting Code (ECC) on flash and SRAM memories
 - CPU Memory Protection Unit
 - Cyclic Redundancy Check (CRC) module
 - Internal Watchdog (WDOG)
 - External Watchdog Timer (EWDT) module
 - AES128 supported
 - TRNG supported
 - ECC Injection and Report Unit (EIRU)
 - System Error Report Unit (SERU)
 - Clock Monitor Unit (CMU)
 - System MPU(SMPU)
- Timing and control
 - Up to four independent 16-bit Timers (TIM) modules, offering up to 8 standard channels (IC/OC/PWM) per module
 - Up to two independent 16-bit PWM Timers (MCPWM) modules, offering up to 8 standard channels and 4 fault inputs
 - One 4 channels 32-bit System Timer (STIM)
 - Up to two Trigger Delay Generator (TDG) with flexible trigger system
 - 32-bit Real Time Counter (RTC)
- Package
 - 64-pin LQFP, 100-pin LQFP, 144-pin LQFP with up to 125 GPIO pins
- DMA and DMAMUX

— 16 channel DMA with up to 96 request sources using DMAMUX

1.2 List of part number

| Part Number | Pin Count | Package |
|---------------|-----------|---------------------------------------|
| Z20K148MCMQLT | 144 pins | 144-pin LQFP (20*20 mm, 0.5 mm pitch) |
| Z20K148MCMLLT | 100 pins | 100-pin LQFP (14*14 mm, 0.5 mm pitch) |
| Z20K146MCMQLT | 144 pins | 144-pin LQFP (20*20 mm, 0.5 mm pitch) |
| Z20K146MCMLLT | 100 pins | 100-pin LQFP (14*14 mm, 0.5 mm pitch) |
| Z20K146MCMHLT | 64 pins | 64-pin LQFP (10*10 mm, 0.5 mm pitch) |
| Z20K144MCMLLT | 100 pins | 100-pin LQFP (14*14 mm, 0.5 mm pitch) |
| Z20K144MCMHLT | 64 pins | 64-pin LQFP (10*10 mm, 0.5 mm pitch) |




Figure 1. Classification of part number

1.3 Block diagram




Figure 2. Z20K14xMC block diagram

1.4 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the *Reference Manual*.

2 General electrical characteristics

2.1 Absolute maximum ratings

NOTE

- Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.
- Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.
- All the limits defined in the data sheet specification must be honored together and any violation to any one or more will not guarantee desired operation.
- Unless otherwise specified, all maximum and minimum values in the data sheet are across process, voltage, and temperature.

Table 1. Absolute maximum ratings for Z20K14xMC Series

| Symbol | Parameter | Conditions ¹ | Min | Max | Unit |
|------------------------------------|--|-------------------------|----------|------------------|------|
| V_{DD} ² | 2.97 V - 5.5V input supply voltage | — | -0.3 | 5.8 ³ | V |
| V_{DDA} | 2.97 V - 5.5V analog supply voltage | — | -0.3 | 5.8 ³ | V |
| V_{REFH} | 3.3 V / 5.0 V ADC high reference voltage | — | -0.3 | 5.8 ³ | V |
| $I_{INJPAD_DC_ABS}$ ⁴ | Continuous DC input current (positive/negative) that can be injected into an I/O pin | — | -3 | +3 | mA |
| V_{IN_DC} | Continuous DC Voltage on any I/O pin with respect to VSS | — | -0.8 | 5.8 ⁵ | V |
| $I_{INJSUM_DC_ABS}$ | Sum of absolute value of injected currents on all the pins (Continuous DC limit) | — | — | 30 | mA |
| T_{ramp} ⁶ | ECU supply ramp rate | — | 0.5V/min | 500 V/ms | — |
| T_{ramp_MCU} ⁷ | MCU supply ramp rate | — | 0.5V/min | 100 V/ms | — |
| T_A ⁸ | Operating ambient temperature | — | -40 | 125 | °C |
| T_{STG} | Storage temperature | — | -55 | 150 | °C |
| $V_{IN_TRANSIENT}$ | Transient overshoot voltage allowed on I/O pin beyond V_{IN_DC} limit | — | — | 6.8 ⁹ | V |

Note:

1. All voltages are referred to VSS unless otherwise specified.
2. As VDD varies between the minimum value and the absolute maximum value, the analog characteristics of the I/O and the ADC will both change. See sections [I/O parameters](#) and [Analog characteristics](#) respectively for details.
3. 60 seconds lifetime – No restrictions i.e. the part is not held in reset and can switch. 10

hours lifetime – The part is held in reset by an external circuit i.e. the part cannot switch. The supply should be kept in operating conditions and once out of operating conditions, the device should be either reset or powered off.

Operation with supply between 5.5 V and 5.8 V not in reset condition is allowed for 60 seconds cumulative over lifetime, the part will operate with reduced functionality. Operation with supply between 5.5 V and 5.8 V but held in reset condition by external circuit is allowed for 10 hours cumulative over lifetime.

If the given time limits or supply levels are exceeded, the device may get damaged.

4. When input pad voltage levels are close to VDD or VSS, practically no current injection is possible.
The input pad voltage on ADC capability pads should not be higher than VDD, which means no current injection is allowed.
5. While respecting the maximum current injection limit.
6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
7. This is the MCU supply ramp rate and the ramp rate assumes that the Z20K14xMC HW design guidelines are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
8. T_J (Junction temperature) =135 °C. Assumes $T_A=125$ °C
 - Assumes maximum θ_{JA} for 2s2p board. See [Thermal characteristics](#).
9. 60 seconds lifetime; device in reset (no outputs enabled/toggling).

2.2 Voltage and current operating requirements

NOTE

- Device functionality is guaranteed up to the LVD assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.97 V.

Table 2. Voltage and current operating requirements for Z20K14xMC series¹

| Symbol | Description | Min. | Max. | Unit |
|-------------------------|--|-------|------|------|
| VDD ^{2,3} | Supply voltage | 2.97 | 5.5 | V |
| VDD_OFF | Voltage allowed to be developed on VDD pin when it is not powered from any external power supply source. | 0 | 0.1 | V |
| VDDA ³ | Analog supply voltage | 2.97 | 5.5 | V |
| VDD – VDDA ³ | VDD-to-VDDA differential voltage | - 0.1 | 0.1 | V |

| Symbol | Description | Min. | Max. | Unit |
|--|--|------|------------|------|
| VREFH ⁴ | ADC reference voltage high | 2.97 | VDDA + 0.1 | V |
| VREFL | ADC reference voltage low | -0.1 | 0.1 | V |
| V _{ODPU} ⁵ | Open drain pull up voltage level | VDD | VDD | V |
| I _{INJPAD_DC_OP} ⁶ | Continuous DC input current (positive / negative) that can be injected into an I/O pin | -3 | +3 | mA |
| I _{INJSUM_DC_OP} | Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See sections Analog characteristics and CMP with 8-bit DAC electrical specifications) | — | 30 | mA |

1. Typical condition assumes VDD = VDDA = VREFH = 5 V, temperature = 25 °C and typical silicon process unless otherwise stated.
2. As VDD varies between the minimum value and the absolute maximum value, the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [Analog characteristics](#) respectively for details.
3. VDD and VDDA must be shorted to a common source on PCB. Appropriate decoupling capacitors should be used to filter noise on the supplies.
4. VREFH should always be equal to or less than VDDA + 0.1 V and VDD + 0.1 V.
5. Open drain outputs must be pulled to VDD.
6. When input pad voltage levels are close to VDD or VSS, practically no current injection is possible.

2.3 Thermal operating characteristics


Table 3. Thermal operating characteristics for Z20K14xMC series

| Symbol | Parameter | Value | | | Unit |
|-----------------------------|---------------------------------|-------|------|------|------|
| | | Min. | Typ. | Max. | |
| T _A C-Grade Part | Ambient temperature under bias | -40 | — | 85 | °C |
| T _J C-Grade Part | Junction temperature under bias | -40 | — | 105 | °C |
| T _A V-Grade Part | Ambient temperature under bias | -40 | — | 105 | °C |
| T _J V-Grade Part | Junction temperature under bias | -40 | — | 125 | °C |
| T _A M-Grade Part | Ambient temperature under bias | -40 | — | 125 | °C |
| T _J M-Grade Part | Junction temperature under bias | -40 | — | 135 | °C |

2.4 Power and ground pins

NOTE

VDD and VDDA must be shorted to a common source on PCB.






Figure 3. Pinout decoupling

Table 4. Supplies decoupling capacitors^{1, 2}

| Symbol | Description | Min. ³ | Typ. | Max. | Unit |
|-------------------------------------|---|-------------------|------|------|------|
| C _{REF} ^{4, 5} | ADC reference high decoupling capacitance | 70 | 100 | — | nF |
| C _{DEC} ^{5, 6, 7} | Recommended decoupling capacitance | 70 | 100 | — | nF |
| C _{BOOT} ⁸ | Recommended LDO boot capacitance | 700 | 1000 | — | nF |

1. VDD and VDDA must be shorted to a common source on PCB. Appropriate decoupling capacitors should be used to filter noise on the supplies. All VSS pins should be connected to common ground at the PCB level.
2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).
3. Minimum recommendation is after considering component aging, temperature and tolerance.
4. For improved performance, it is recommended to use 10 μ F, 0.1 μ F and 1 nF capacitors in parallel.
5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.
6. Contact your local Field Applications Engineer for details on best analog routing practices.
7. The filtering used for decoupling the device supplies must comply with the following best practices rules:
 - The protection/decoupling capacitors must be on the path of the trace connected to that component.
 - No trace exceeding 1 mm from the protection to the trace or to the ground. The protection/decoupling capacitors must be as close as possible to the input pin of the device (maximum 2 mm).
 - The ground of the protection is connected as short as possible to the ground plane under the integrated circuit.
8. All boot capacitors should be placed as close as possible to the corresponding pins and ground pins, and must comply with the following best practices rules:
 - The boot capacitors must be as close as possible to the pin of the device (maximum

2 mm).

- The ground of the boot capacitors is connected as short as possible to the ground plane under the integrated circuit.
- For improved performance, it is recommended to use 1 μF , 0.1 μF in parallel.

2.5 LVW, LVD and POR operating requirements

Table 5. VDD supply LVW, LVD and POR operating requirements for Z20K14xMC series

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-----------------------|---|------|------|------|------|
| VPOR | Rising and falling VDD POR detect voltage | 0.9 | 1.6 | 2.2 | V |
| VLVW | Falling low-voltage warning threshold | — | 4.3 | — | V |
| VLVW_FLT ¹ | LVW filter window | — | 2/16 | — | us |
| VLVD | Falling low voltage detect threshold | — | 2.4 | — | V |
| VLVD_FLT ¹ | LVD filter window | — | 2/16 | — | us |
| VBG | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V |

1. LVD, LVW filter window can be configured as 2us or 16us, and default value is 16us.

2.6 Power mode transition operating behaviors




Figure 4. Power mode transition operation

All specifications in the following table assume this clock configuration:

Table 6. Clock configuration

| | |
|--------------|----------------|
| | Z20K14xMC |
| RUN mode | |
| Clock source | FIRC/OSC40/PLL |

| | |
|--|-----------------------------|
| SYS_CLK/CORE_CLK | Configurable, up to 160 MHz |
| BUS_CLK | Configurable, up to 80 MHz |
| FLASH_CLK | Configurable , fixed 8 MHz |
| WAIT mode | |
| Clock source | FIRC/OSC40/PLL |
| SYS_CLK/CORE_CLK | CORE_CLK off |
| BUS_CLK | Configurable, up to 80 MHz |
| FLASH_CLK | Configurable , fixed 8 MHz |
| STOP mode | |
| All clock source disabled (CORE_CLK, BUS_CLK, FLASH_CLK) | |
| Standby mode (Lower power than Stop mode) | |
| All clock source disabled (CORE_CLK, BUS_CLK, FLASH_CLK) | |

Table 7. Power mode transition operating behaviors for Z20K14xMC series

| Symbol | Description | Min. | Typ. | Max. | Unit |
|------------------|---|------|------|------|------|
| t _{POR} | After a POR event, amount of time from the point VDD reaches 2.97 V to execution of the first instruction across the operating temperature range of the chip. | — | 3000 | — | μs |
| | WAIT → RUN | — | 0.1 | — | μs |
| | STOP → RUN (FIRC64M is used for system clock, and off in STOP) | — | 17 | — | μs |
| | STOP → RUN (FIRC64M is used for system clock, and on in STOP) | — | 2 | — | μs |
| | STOP → RUN (PLL is used for system clock) | — | 90 | — | μs |
| | RESET → RUN | — | 25 | — | μs |
| | RUN → STOP | — | 0.1 | — | μs |
| | RUN → WAIT | — | 0.05 | — | μs |
| | RUN → Standby | — | 265 | — | μs |
| | Standby → RUN | — | 550 | — | μs |

2.7 Power consumption

The following table shows the power consumption targets for the device in various modes of operation.

Table 8. Power consumption (Typicals unless stated otherwise)¹

| Chip/Device | Ambient Temperature (°C) | | Standby (uA) | Peripherals disabled | WAIT (mA) ² | Peripherals enable | STOP (mA) | RUN@64 MHz (mA) | IDD/MHz (μA/MHz) ³ |
|-------------|-----------------------------|-----|-----------------|-------------------------|---------------------------|-----------------------|--------------|--------------------|-------------------------------|
| | | | | | | | | | |
| Z20K148MC | 25 | Typ | 16.5 | 5.7 | 14.3 | 0.7 | 6.6 | 15.5 | 350 |
| | 85 | Typ | 71 | — | — | 3.7 | — | — | — |
| | | Max | — | — | — | — | — | — | — |
| | 105 | Typ | 115 | — | — | — | — | — | — |
| | | Max | — | — | — | — | — | — | — |
| | 125 | Typ | 192 | 17.4 | 25.7 | 11.9 | 19.1 | 26.3 | — |
| | | Max | — | — | — | — | — | — | — |

1. Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assume VDD = VDDA = VREFH = 5 V, temperature = 25 °C and typical silicon process unless otherwise stated. All output pins are floating and on-chip pull down is enabled for all unused input pins.
2. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
3. Values mentioned with peripherals disabled

The following table shows the power consumption targets for **Z20K148MC** in various mode of operation measured at 3.3 V.

Table 9. Power consumption at 3.3 V¹

| Chip/Device | Ambient Temperature (°C) | | Standby (uA) | Peripherals disabled | WAIT (mA) ² | Peripherals enable | STOP (mA) ² | RUN@64 MHz (mA) | IDD/MHz (μA/MHz) ³ |
|-------------|--------------------------|-----|-----------------|-------------------------|---------------------------|-----------------------|---------------------------|--------------------|-------------------------------|
| | | | | | | | | | |
| Z20K148MC | 25 | Typ | 15.5 | 5.5 | 14.1 | 0.7 | 6.3 | 14.8 | 350 |
| | 85 | Typ | 70 | — | — | 3.7 | — | — | — |
| | | Max | — | — | — | — | — | — | — |
| | 105 | Typ | 113 | — | — | — | — | — | — |
| | | Max | — | — | — | — | — | — | — |
| | 125 | Typ | 188 | 16.8 | 25.4 | 11.8 | 18.9 | 26.1 | — |
| | | Max | — | — | — | — | — | — | — |

1. Typical current numbers are indicative for typical silicon process and may vary based on

- the silicon distribution and user configuration. Typical conditions assume VDD = VDDA = VREFH = 3.3 V, temperature = 25 °C and typical silicon process unless otherwise stated. All output pins are floating and on-chip pull down is enabled for all unused input pins.
2. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
 3. Values mentioned with peripherals disabled.

2.8 ESD handling ratings

Table 10. ESD handling ratings

| Symbol | Description | Min. | Max. | Unit |
|-------------------|---|-------|------|------|
| VHBM ¹ | Electrostatic discharge voltage, human body model | - 6 | 6 | kV |
| VCDM ² | Electrostatic discharge voltage, charged-device model | | | |
| | All pins except the corner pins | - 500 | 500 | V |
| | Corner pins only | - 750 | 750 | V |
| ILAT ³ | Latch-up current at ambient temperature of 125 °C | - 100 | 100 | mA |

1. Determined according to JEDEC Standard AEC Q100-002, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard AEC Q100-011, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

2.9 EMC radiated emissions operating behaviors

EMC measurements to chip-level IEC standards are available from ZHIXIN upon request.

2.10 Thermal handling ratings

Table 11. Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit |
|-------------------------------|-------------------------------|------|------|------|
| T _{STG} ¹ | Storage temperature | -55 | 150 | °C |
| T _{SDR} ² | Solder temperature, lead-free | — | 260 | °C |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices.

2.11 Moisture handling ratings

Table 12. Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit |
|------------------|----------------------------|------|------|------|
| MSL ¹ | Moisture sensitivity level | — | 3 | — |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices.

3 I/O parameters

3.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 5. Input signal measurement reference

3.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 13. General switching specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|---|------|------|------|--------------|
| | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) | 50 | — | ns | ¹ |
| WFRST | RESET input filtered pulse | — | 10 | ns | ² |
| WNFRST | RESET input not filtered pulse | 100 | — | ns | ³ |

1. These pins do not have a passive filter on the inputs. This is the shortest pulse width that

- is guaranteed to be recognized.
2. Maximum length of RESET pulse which will be filtered by internal filter only if PCR_PTA5[PFE] is at its reset value of 1'b1.
 3. Minimum length of RESET pulse, which is guaranteed not to be filtered by the internal filter only if PCR_PTA5[PFE] is at its reset value of 1'b1. After this filtering mechanism, the software has an option to put additional filtering in addition to this.

3.3 DC electrical specifications

Table 14. DC electrical specifications at 3.3 V Range for Z20K14xMC series

| Symbol | Parameter | Value | | | Unit | Notes |
|--------------------------------|---|------------------------|-------|-----------------------|------|-------------------|
| | | Min. | Typ. | Max. | | |
| V _{DD} | I/O Supply Voltage | 2.97 | 3.3 | 4 | V | |
| V _{ih} | Input Buffer High Voltage | 0.7 × V _{DD} | — | V _{DD} + 0.3 | V | 1 |
| V _{il} | Input Buffer Low Voltage | V _{SS} - 0.3 | — | 0.3 × V _{DD} | V | 2 |
| V _{hys} | Input Buffer Hysteresis | 0.06 × V _{DD} | — | — | V | |
| I _{oh_{GPIO}} | I/O current source capability measured when pad V _{oh} = (V _{DD} - 0.8 V) | 3.5 | — | — | mA | |
| I _{ol_{GPIO}} | I/O current sink capability measured when pad V _{ol} = 0.8 V | 3 | — | — | mA | |
| IOHT | Output high current total for all ports | — | — | 100 | mA | |
| IIN | Input leakage current (per pin) for full temperature range at V _{DD} = 3.3 V | | | | | |
| | All pins other than high drive port pins | — | 0.005 | 1 | µA | |
| | High drive port pins | — | 0.010 | 1 | µA | |
| RPU | Internal pullup resistors | — | 30 | — | kΩ | 3 |
| RPD | Internal pulldown resistors | — | 30 | — | kΩ | 4 |

1. For reset pads, same V_{ih} levels are applicable.
2. For reset pads, same V_{il} levels are applicable.
3. Measured at input V = V_{SS}
4. Measured at input V = V_{DD}

Table 15. DC electrical specifications at 5.0 V Range for Z20K14xMC series

| Symbol | Parameter | Value | | | Unit | Notes |
|--------|-----------|-------|------|------|------|-------|
| | | Min. | Typ. | Max. | | |

| Symbol | Parameter | Value | | | Unit | Notes |
|-----------------|--|----------------------|-------|---------------------|------------------|--------------|
| | | Min. | Typ. | Max. | | |
| V_{DD} | I/O Supply Voltage | 4 | — | 5.5 | V | |
| V_{ih} | Input Buffer High Voltage | $0.65 \times V_{DD}$ | — | $V_{DD} + 0.3$ | V | ¹ |
| V_{il} | Input Buffer Low Voltage | $V_{SS} - 0.3$ | — | $0.3 \times V_{DD}$ | V | ² |
| V_{hys} | Input Buffer Hysteresis | $0.06 \times V_{DD}$ | — | — | V | |
| $I_{oh_{GPIO}}$ | I/O current source capability measured when pad $V_{oh} = (VDD - 0.8\text{ V})$ | 5 | — | — | mA | |
| $I_{ol_{GPIO}}$ | I/O current sink capability measured when pad $V_{ol} = 0.8\text{ V}$ | 5 | — | — | mA | |
| I_{OHT} | Output high current total for all ports | — | — | 100 | mA | |
| I_{IN} | Input leakage current (per pin) for full temperature range at $VDD = 5.5\text{ V}$ | | | | | |
| | All pins other than high drive port pins | | 0.005 | 1 | μA | |
| | High drive port pins | | 0.010 | 1 | μA | |
| R_{PU} | Internal pullup resistors | | 30 | | $\text{k}\Omega$ | ³ |
| R_{PD} | Internal pulldown resistors | | 30 | | $\text{k}\Omega$ | ⁴ |

1. For reset pads, same V_{ih} levels are applicable.
2. For reset pads, same V_{il} levels are applicable.
3. Measured at input $V = V_{SS}$
4. Measured at input $V = VDD$

3.4 AC electrical specifications

Table 16. AC electrical specifications at 3.3 V Range for Z20K14xMC series

| Symbol | DSE | Rise time (nS) ¹ | | Fall time (nS) ¹ | | Capacitance (pF) ² |
|------------------|-----|-----------------------------|------|-----------------------------|------|-------------------------------|
| | | Min. | Max. | Min. | Max. | |
| $t_{RF GPIO}$ | NA | 2.8 | 9.0 | 2.4 | 7.9 | 25 |
| | | 6.1 | 19.8 | 5.6 | 18.5 | 50 |
| $t_{RF GPIO-HD}$ | 0 | 2.8 | 9.0 | 2.4 | 7.9 | 25 |
| | | 6.1 | 19.8 | 5.6 | 18.5 | 50 |
| | 1 | 1.3 | 4.0 | 1.3 | 4.3 | 25 |
| | | 2.1 | 6.7 | 1.9 | 5.8 | 50 |

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitance supported on Standard IOs. However, interface or protocol specific specifications might be different; for protocol specific AC specifications, see respective sections.

Table 17. AC electrical specifications at 5 V Range for Z20K14xMC series

| Symbol | DSE | Rise time (nS) ¹ | | Fall time (nS) ¹ | | Capacitance (pF) ² |
|-----------------|-----|-----------------------------|------|-----------------------------|------|-------------------------------|
| | | Min. | Max. | Min. | Max. | |
| t_{RFGPIO} | NA | 2.1 | 6.1 | 1.9 | 5.5 | 25 |
| | | 4.6 | 13.3 | 4.3 | 12.7 | 50 |
| $t_{RFGPIO-HD}$ | 0 | 2.1 | 6.1 | 1.9 | 5.5 | 25 |
| | | 4.6 | 13.3 | 4.3 | 12.7 | 50 |
| | 1 | 1.0 | 2.8 | 1.0 | 2.8 | 25 |
| | | 1.5 | 4.5 | 1.4 | 4.1 | 50 |

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitance supported on Standard IOs. However, interface or protocol specific specifications might be different; for protocol specific AC specifications, see respective sections.

Table 18. Standard input pin capacitance

| Symbol | Description | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| C_{IN_D} | Input capacitance: digital pins | — | 10 | pF |

3.5 Device clock specifications

Table 19. Device clock specifications

| Symbol | Description | Min. | Max. | Unit |
|---|-----------------------|------|------|------|
| Normal run mode (Z20K14xMC series) | | | | |
| f_{SYS} | System and core clock | — | 160 | MHz |
| f_{BUS} | Bus clock | — | 80 | MHz |
| f_{FLASH} | Flash clock | — | 8 | MHz |
| WAIT mode (Z20K14xMC series) ¹ | | | | |
| f_{SYS} | System and core clock | — | 160 | MHz |
| f_{BUS} | Bus clock | — | 80 | MHz |
| f_{FLASH} | Flash clock | — | 8 | MHz |
| STOP mode (Z20K14xMC series) ¹ | | | | |
| f_{SYS} | System and core clock | — | OFF | MHz |
| f_{BUS} | Bus clock | — | OFF | MHz |
| f_{FLASH} | Flash clock | — | OFF | MHz |

1. The frequency limitations here override any frequency specification listed in the timing specification for any other module.

4 Peripheral operating requirement and behaviors

4.1 Clock interface modules




Figure 6. Clock diagram

4.1.1 External system oscillator electrical specifications




Figure 7. Oscillator connections scheme

Table 20. External System Oscillator frequency specifications

| Symbol | Description | Min. | Typ. | Max. | Unit |
|--|---|------|------|-------------------|---------|
| f_{osc_hi} | Oscillator crystal or resonator frequency with HFREQ =0 | 8 | | 24 | MHz |
| f_{osc_hi} | Oscillator crystal or resonator frequency with HFREQ =1 | 24 | — | 40 ^{1,2} | MHz |
| $f_{ec_extal}^1$ | Input clock frequency (external clock mode) | — | — | 48 | MHz |
| $t_{dc_extal}^1$ | Input clock duty cycle (external clock mode) | 48 | 50 | 52 | % |
| I_{osc} | OSC power consumption using 40MHz crystal | | 500 | | μ A |
| T_{cst}^2 (Crystal Start-up Time) | 16 MHz low-gain mode (HFREQ =0) | — | 1.5 | — | ms |
| | 40 MHz high-gain mode (HFREQ =1) | — | 1 | — | ms |

1. Frequencies below 40 MHz can be used for degraded duty cycle up to 40-60%.

2. Proper PC board layout procedures must be followed to achieve specifications.

4.1.2 Fast internal RC oscillator (FIRC) electrical specifications

Table 21. Fast internal RC Oscillator electrical specifications for Z20K14xMC series

| Symbol | Parameter ¹ | Value | | | Unit |
|----------------------|--|-------|------|------|--------------------|
| | | Min. | Typ. | Max. | |
| F _{FIRC} | FIRC target frequency | — | 64 | — | MHz |
| ΔF ₈₅ | Frequency deviation across process, voltage, and temperature < 85°C | — | — | — | %F _{FIRC} |
| ΔF ₁₂₅ | Frequency deviation across process, voltage, and temperature < 125°C | -8 | — | 6 | %F _{FIRC} |
| T _{Startup} | Startup time | — | 2 | — | μs ² |
| I _{FIRC} | FIRC Supply Current Consumption | — | 160 | — | μA |

- With FIRC enable
- Startup time is defined as the time between clock enable and clock availability for system use.

4.1.3 Internal Low Power Oscillator (LPO32K)

Table 22. Internal Low Power Oscillator (LPO32K) electrical specifications for Z20K14xMC series

| Symbol | Parameter | Value | | | Unit |
|----------------------|--|-------|------|------|-------------------|
| | | Min. | Typ. | Max. | |
| F _{LPO} | Internal low power oscillator frequency | — | 32 | — | KHz |
| ΔF ₈₅ | Frequency deviation across process, voltage, and temperature < 85°C | — | — | — | %F _{LPO} |
| ΔF ₁₂₅ | Frequency deviation across process, voltage, and temperature < 125°C | — | ±13 | — | %F _{LPO} |
| T _{Startup} | Startup time | — | — | 3000 | μs ¹ |

- Startup time is defined as the time between clock enable and clock availability for system use.

4.1.4 External low oscillator (OSC32K)

Table 23. External oscillator electrical specifications for Z20K14xMC series

| Symbol | Description | Min. | Typ. | Max. | Unit |
|----------------------|-----------------------------------|------|--------|------|------|
| f _{osc_32k} | Crystal frequency | — | 32.768 | — | KHz |
| I _{osc32k} | OSC32K Supply Current Consumption | — | 2 | — | μA |
| t _{start} | Crystal start-up time | — | 500 | — | ms |

4.1.5 PLL electrical specifications

Table 24. PLL electrical specifications for Z20K14xMC series

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-------------------------------------|--------------------------------------|------|------|------|------|
| F _{PLL_REF} ¹ | PLL Reference Frequency Range | 8 | — | 16 | MHz |
| I _{PLL_Input} ² | PLL Input Frequency | 8 | — | 64 | MHz |
| F _{VCO_CLK} | VCO output frequency | 800 | 1000 | 1200 | MHz |
| F _{PLL_CLK} | PLL output frequency | — | — | 160 | MHz |
| J _{CYC_SPLL} | PLL Period Jitter (RMS) ³ | — | 100 | — | ps |
| | at F _{VCO_CLK} 960 MHz | — | 100 | — | ps |

1. F_{PLL_REF} is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings, refer SCG_SPLLCFG register of *Reference Manual*.
2. F_{PLL_Input} is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 64 MHz. This input source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass mode. For external clock source settings, refer SCG_SOSCCFG register of *Reference Manual*.
3. This specification was obtained using a ZHIXIN-SEMI developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.

4.2 Memory and memory interfaces

4.2.1 Flash memory module

This section describes the electrical characteristics of the flash memory module.

Table 25. Flash command timing specifications for Z20K14xMC series³

| Symbol | Description ¹ | Z20K146MC | | Z20K148MC | | Unit |
|---------------------|-------------------------------|---------------|-------|-----------|--------|------|
| | | Typ. | Max | Typ. | Max | |
| t _{rd1blk} | Read 1 Block execution time | 128 KB flash | 1.026 | — | — | ms |
| | | 2048 KB flash | — | — | 16.389 | |
| t _{rd1sec} | Read 1 Section execution time | 8 KB flash | 66 | — | 66 | μs |
| t _{rd1phr} | Read 1s Phrase execution time | — | 2 | — | 2 | μs |

| Symbol | Description ¹ | Z20K146MC | | Z20K148MC | | Unit | |
|---------------------------------|-----------------------------------|-------------------------|-------|-----------|--------|------|----|
| | | Typ. | Max | Typ. | Max | | |
| t _{rdmistr8k} | Read into MISR | 8KB | 66 | — | 66 | — | μs |
| t _{rdmistr} | Read into MISR | 128 KB flash | 1.026 | — | 1.026 | — | ms |
| | | 1024 KB / 2048 KB flash | 8.195 | — | 16.389 | — | ms |
| t _{rd1iscr} | Read 1s IFR Sector execution time | — | 66 | — | 66 | — | μs |
| t _{rd1iphrr} | Read 1s IFR Phrase execution time | — | 2 | — | 2 | — | μs |
| t _{rdimistr8k} | Read IFR into MISR | 8 KB | 66 | — | 66 | — | μs |
| T _{rdimistr32k} | Read IFR into MISR | 32 KB | 259 | — | 259 | — | μs |
| t _{pgmphr} | Program Phrase execution time | — | 167 | 375 | 167 | 375 | μs |
| t _{ersscr²} | Erase Flash Sector execution time | — | 1 | 20 | 1 | 20 | ms |
| t _{rd1all} | Read 1s All Block execution time | — | 9.733 | — | 17.923 | — | ms |
| t _{ersal²} | Erase All Blocks execution time | — | 275 | 5000 | 275 | 5000 | ms |

1. All command times assume at condition: core_clk = 160M, flash_clk = 8M.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. Minimum configure value of FLASH_FCTRL[RWSC] should consider AHB clock frequency:

AHB Clock Freq (Full Power) < 32 MHz, FLASH_FCTRL[RWSC] should >= 0000b
 AHB Clock Freq (Full Power) in [32 – 64 MHz], FLASH_FCTRL[RWSC] should >= 0001b
 AHB Clock Freq (Full Power) in [64 – 96 MHz], FLASH_FCTRL[RWSC] should >= 0010b
 AHB Clock Freq (Full Power) in [96 – 128 MHz], FLASH_FCTRL[RWSC] should >= 0011b
 AHB Clock Freq (Full Power) in [128 – 160 MHz], FLASH_FCTRL[RWSC] should >=

0100b

4.2.2 Reliability specifications

Table 26. NVM reliability specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------------------------|---------------------------------------|------|------|------|--------|----------------------|
| When using as Program and Data Flash | | | | | | |
| $t_{nvmret1k}$ | Data retention after up to 1 K cycles | 20 | — | — | years | 1 |
| $n_{nvmcycp}$ | Cycling endurance | 1K | — | — | cycles | 2, 3 |

1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode.
3. Cycling endurance is per DFlash or PFlash Sector.

4.3 Analog characteristics

4.3.1 12-bit A/D converter electrical specifications

Table 27. 12-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. 1 | Max. | Unit | Notes |
|------------|----------------------------|--|-------|------------------------|-------|------|-------------------------|
| VREFH | ADC reference voltage high | | | VDDA | | V | 2 |
| VREFL | ADC reference voltage low | | | 0 | | mV | 2 |
| V_{ADIN} | Input voltage | | VREFL | — | VREFH | V | |
| | | | Vss | — | VDDA | V | |
| R_s | Source impedance | | — | — | 2.5 | kΩ | |
| R_{AD} | Sampling Switch Impedance | | — | 100 | 300 | Ω | |
| C_{P1} | Pin Capacitance | | — | 10 | — | pF | |
| C_{P2} | Analog Bus Capacitance | | — | — | 4 | pF | |
| C_s | Sampling capacitance | | — | 4 | 5 | pF | |
| f_{CONV} | ADC conversion frequency | No ADC hardware averaging. 5 Continuous conversions enabled, subsequent | — | 1000 | — | KspS | 3, 4, 6 |

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|--------|-------------|-----------------|------|-------------------|------|------|-------|
| | | conversion time | | | | | |

1. Typical values assume VDDA = 5 V, Temp = 25 °C and CAS=10 nF unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. For packages without dedicated VREFH and VREFL pins, VREFH is internally tied to VDDA, and VREFL is internally tied to VSS. To get maximum performance, reference supply quality should be better than SAR ADC. See [Voltage and current operating requirements](#) for [Min, Max] values.
3. Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
4. ADC conversion will become less reliable above maximum frequency.
5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
6. For guidelines and examples of conversion rate calculation, see the *Reference Manual*

4.3.2 12-bit ADC electrical characteristics

NOTE

- On reduced pin packages where ADC reference pins are shared with supply pins, ADC analog performance characteristics may be impacted. The amount of variation will be directly impacted by the external PCB layout and hence care must be taken with PCB routing.
- All accuracy numbers assume the ADC is calibrated with VREFH=VDDA=VDD, with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.

Table 28. 12-bit ADC characteristics (3 V to 5.5 V)(VREFH = VDDA, VREFL = VSS)

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|----------------------------|------|-------------------|------|------------------|-----------------------|
| VDDA | Supply voltage | 3 | — | 5.5 | V | |
| IDDA_ADC | Supply current per ADC | — | 0.16 | — | mA | ² |
| SMPLTS | Sample Time | 300 | — | — | ns | |
| TUE ³ | Total unadjusted error | — | ±4 | — | LSB ⁴ | ^{5, 6, 7, 8} |
| DNL ³ | Differential non-linearity | — | ±1.0 | — | LSB ⁴ | ^{5, 6, 7, 8} |
| INL ³ | Integral non-linearity | — | ±2.0 | — | LSB ⁴ | ^{5, 6, 7, 8} |

1. Typical values assume VDDA = 5.0 V, Temp = 25 °C unless otherwise stated.
2. The ADC supply current depends on the ADC conversion rate.
3. TUE, which represents total static error, includes offset and full scale error.

- Ignore 20LSB in header and tail while calculating.
4. $1 \text{ LSB} = (\text{VREFH} - \text{VREFL})/2^N$
 5. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
 6. For ADC signals adjacent to VDD/VSS or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed; for ADC signal around VSS or VDD, some degradation in the ADC performance may be observed.
 7. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
 8. All the parameters in the table are given assuming system clock as the clocking source for ADC.

4.4 CMP with 8-bit DAC electrical specifications

Table 29. CMP with 8-bit DAC electrical specifications for Z20K14xMC series

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-------------|--|------|-----------|---------------|------------------|
| V_{AIN} | Analog input voltage | 0 | 0 - VDDA | VDDA | V |
| V_{AIO} | Analog input offset voltage, High-speed mode | | | ± 1.5 | mV |
| | -40 - 125 °C | — | ± 1.5 | — | |
| V_{AIO} | Analog input offset voltage, Low-speed mode | | | ± 0.7 | mV |
| | -40 - 125 °C | — | ± 0.7 | — | |
| | -40 - 125 °C | — | 1.325 | — | |
| I_{DAC8b} | 8-bit DAC current adder (enabled) | | | μA | |
| | 3.3V Reference Voltage | — | 28 | — | |
| | 5V Reference Voltage | — | 30 | — | |
| INL^1 | 8-bit DAC integral non-linearity | — | ± 0.6 | — | LSB ² |
| DNL | 8-bit DAC differential non-linearity | — | ± 0.5 | — | LSB ² |
| t_{DDAC} | Initialization and switching settling time | — | 0.5 | — | μs |

1. Calculation method used: Linear Regression Least Square Method
2. $1 \text{ LSB} = \text{Vreference}/256$; while the INL and DNL are calculated, DAC code is in range of [10,245].

NOTE

For comparator input signals adjacent to VDD/VSS or XTAL/EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired comparator performance. Additionally, an external capacitor (1nF) should be used to filter noise on input signal. Also, source drive should not be weak (Signal with < 50 K pull up/down is recommended).

4.5 Communication modules

4.5.1 UART electrical specifications

Refer to General AC specifications for LPUART specifications

Baud rate = (function clock frequency)/(16*divisor)

For details, see section: ‘Baud rate clock generation’ of the *Reference Manual*.

4.5.2 SPI electrical specifications

The Low Power Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following table provides timing characteristics for classic SPI timing modes.


- All timing is shown with respect to 20% VDD and 80% VDD thresholds.
- All measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew setting (DSE = 1).

Table 30. SPI electrical specifications¹

| Nu m | Symb ol | Description | Conditi on ns | Run Mode | | | | Unit | |
|---------|---------------------------|---|---------------------|------------------------|------------------------|------------------------|------------------------|---------|--|
| | | | | 5.0 V IO | | 3.3 V IO | | | |
| | | | | Mi n | Max | Mi n | Max | | |
| | $f_{\text{periph}}^{2,3}$ | Peripheral Frequency | Slave | - | 80 | - | 80 | MH z | |
| | | | Master | - | 80 | - | 80 | | |
| 1 | f_{op} | Frequency of operation | Slave | - | - | - | - | MH z | |
| | | | Master ⁴ | - | 12.5 | - | 10 | | |
| 2 | t_{SPSCK} | SPSCK period | Slave | - | - | - | - | ns | |
| | | | Master | 80 | - | 10 0 | - | | |
| 3 | t_{Lead}^5 | Enable lead time (PCS to SPSCK delay) | Slave | - | - | - | - | ns | |
| | | | Master | $t_{\text{SPSCK}}/2$ | - | $t_{\text{SPSCK}}/2$ | - | | |
| 4 | t_{Lag}^6 | Enable lag time (After SPSCK delay) | Slave | - | - | - | - | ns | |
| | | | Master | $t_{\text{SPSCK}}/2$ | - | $t_{\text{SPSCK}}/2$ | - | | |
| 5 | t_{WSPSC}^7 | Clock(SPS CK) high or low time (SPSCK duty cycle) | Slave | $t_{\text{SPSCK}}/2-3$ | $t_{\text{SPSCK}}/2+3$ | $t_{\text{SPSCK}}/2-3$ | $t_{\text{SPSCK}}/2+3$ | ns | |
| | | | Master | $t_{\text{SPSCK}}/2-3$ | | $t_{\text{SPSCK}}/2-3$ | | | |


| Nu m | Symb ol | Description | Conditi on ns | Run Mode | | | | Unit | |
|---------|--------------------|--------------------------------|---------------------|----------|---------------------------------------|----------|---------------------------------------|------|--|
| | | | | 5.0 V IO | | 3.3 V IO | | | |
| | | | | Mi n | Max | Mi n | Max | | |
| 6 | tsu | Data setup time(inputs) | Slave | 9 | - | 11 | - | ns | |
| | | | Master | 29 | - | 38 | - | | |
| 7 | t _H I | Data hold time(inputs) | Slave | 7 | - | 9 | - | ns | |
| | | | Master | 0 | - | 0 | - | | |
| 8 | t _a | Slave access time | Slave | - | 29+ (3*1000/f _{periph}) | - | 38+ (3*1000/f _{periph}) | ns | |
| 9 | t _{dis} | Slave MISO (SOUT) disable time | Slave | - | 29+ (3*1000/f _{periph}) | - | 38+ (3*1000/f _{periph}) | ns | |
| 10 | t _v | Data valid (after SPSCK edge) | Slave | - | 25 | - | 34 | ns | |
| | | | Master | - | 12 | - | 16 | | |
| 11 | t _H O | Data hold time(outputs) | Slave | 22 | - | 22 | - | ns | |
| | | | Master | 2 | - | 2 | - | | |
| 12 | t _{RI/FI} | Rise/Fall time input | Slave | - | t _{periph} – 6 | - | t _{periph} – 11 | ns | |
| | | | Master | - | - | - | - | | |
| 13 | t _{RO/FO} | Rise/Fall time output | Slave | - | 6 | - | 11 | ns | |
| | | | Master | - | - | - | - | | |

1. Trace length should not exceed 11 inches for SCK pad when used in Master loop-back mode.
2. $f_{\text{periph}} = \text{SPI peripheral clock}$
3. $t_{\text{periph}} = 1000/f_{\text{periph}}$
4. The maximum operating frequency (fop) is 12.5MHz.
5. Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of SPI baud rate clock, where PCSSCK ranges from 0 to 255.
6. Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of SPI baud rate clock, where SCKPCS ranges from 0 to 255.
7. While selecting odd dividers, ensure Duty Cycle is meeting this parameter.



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 8. SPI master mode timing (CPHA = 0)



1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 9. SPI master mode timing (CPHA = 1)




Figure 10. SPI slave mode timing (CPHA = 0)




Figure 11 SPI slave mode timing (CPHA = 1)

4.5.3 I₂C electrical specifications

See General AC specifications for LPI2C specifications.

For supported baud rate, see section ‘Inter-Integrated Circuit (I2C)’ of the *Reference Manual*.

4.5.4 CAN electrical specifications

For supported baud rate, see section ‘Protocol timing’ of the *Reference Manual*.

4.5.5 Clock-out frequency

The maximum supported clock out frequency for this device is 15 MHz.

4.6 Debug modules

4.6.1 SWD electrical specifications

Table 31. SWD electrical specifications

| Symbol | Description | Run Mode | | | | Unit | |
|--------|---|----------|----------|----------|----------|------|--|
| | | 5.0 V IO | | 3.3 V IO | | | |
| | | Min. | Max. | Min. | Max. | | |
| S1 | SWD_CLK frequency of operation | - | 20 | - | 20 | MHz | |
| S2 | SWD_CLK cycle period | 1/S1 | - | 1/S1 | - | ns | |
| S3 | SWD_CLK clock pulse width | S2/2 – 5 | S2/2 + 5 | S2/2 – 5 | S2/2 + 5 | ns | |
| S4 | SWD_CLK rise and fall times | - | 1 | - | 1 | ns | |
| S9 | SWD_DIO input data setup time to SWD_CLK rise | 5 | - | 5 | - | ns | |
| S10 | SWD_DIO input data hold time after SWD_CLK rise | 5 | - | 5 | - | ns | |
| S11 | SWD_CLK high to SWD_DIO data valid | - | 30 | - | 40 | ns | |
| S12 | SWD_CLK high to SWD_DIO high-Z | - | 30 | - | 40 | ns | |
| S13 | SWD_CLK high to SWD_DIO data invalid | 0 | - | 0 | - | ns | |




Figure 12. Serial wire clock input timing




Figure 13. Serial wire data timing

4.6.2 JTAG electrical specifications

Table 32. SWD electrical specifications

| Symbol | Description | Run Mode | | | | Unit | |
|--------|-----------------------------|----------|----------|----------|----------|------|--|
| | | 5.0 V IO | | 3.3 V IO | | | |
| | | Min. | Max. | Min. | Max. | | |
| J1 | TCLK frequency of operation | | | | | | |
| | Boundary Scan | - | 10 | - | 10 | MHz | |
| | JTAG | - | 20 | - | 20 | MHz | |
| J2 | TCLK cycle period | 1000/J1 | - | 1000/J1 | - | ns | |
| J3 | TCLK clock pulse width | | | | | | |
| | Boundary Scan | J2/2 – 5 | J2/2 + 5 | J2/2 – 5 | J2/2 + 5 | ns | |
| | JTAG | | | | | ns | |
| J4 | TCLK rise and fall times | - | 1 | - | 1 | ns | |

| Symbol | Description | Run Mode | | | | Unit | |
|--------|--|----------|------|----------|------|------|--|
| | | 5.0 V IO | | 3.3 V IO | | | |
| | | Min. | Max. | Min. | Max. | | |
| J5 | Boundary scan input data setup time to TCLK rise | 5 | - | 5 | - | ns | |
| J6 | Boundary scan input data hold time after TCLK rise | 5 | - | 5 | - | ns | |
| J7 | TCLK low to boundary scan output data valid | - | 28 | - | 32 | ns | |
| J8 | TCLK low to boundary scan output data invalid | 0 | - | 0 | - | ns | |
| J9 | TCLK low to boundary scan output high-Z | - | 28 | - | 32 | ns | |
| J10 | MS, TDI input data setup time to TCLK rise | 13 | - | 13 | - | ns | |
| J11 | TMS, TDI input data hold time after TCLK rise | 2 | - | 2 | - | ns | |
| J12 | TCLK low to TDO data valid | - | 28 | - | 32 | ns | |
| J13 | TCLK low to TDO data invalid | 0 | - | 0 | - | ns | |
| J14 | TCLK low to TDO high Z | - | 28 | - | 32 | ns | |




Figure 14. Test clock input timing




Figure 15. Boundary scan (JTAG) timing




Figure 16. Test Access Port timing

5 Thermal attributes

5.1 Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

5.2 Thermal characteristics

Table 33. Thermal characteristics for 144/100-pin LQFP package

| Rating | Conditions | Symbol | Package | Values (in °C/W) |
|--|----------------------------|-----------------|---------|------------------|
| | | | | Z20K148MC |
| Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2} | Four layer Board (2s2p) | $R_{\theta JA}$ | 100 | 33 |
| | | | 144 | 37 |
| Thermal resistance, Junction to Package Top ^{1, 3} | Natural Convection | Ψ_{JT} | 100 | 0.3 |
| | | | 144 | 0.4 |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board construction.
2. Determined according to JEDEC Standard JESD51-2.
3. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.

The thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top of the package case using the following equation:

$$T_J = T_T + \Psi_{JT} \times \text{chip power dissipation}$$

where T_T is the thermocouple temperature at the top of the package.

6 Package information

6.1 100-pin products

Table 34. 100-pin product

| | | SYMBOL | MIN | NOM | MAX |
|------------------------|---|--------|---------|-----|------|
| TOTAL THICKNESS | | A | --- | --- | 1.6 |
| STAND OFF | | A1 | 0.05 | --- | 0.15 |
| MOLD THICKNESS | | A2 | 1.35 | 1.4 | 1.45 |
| LEAD WIDTH(PLATING) | | b | 0.17 | 0.2 | 0.27 |
| LEAD WIDTH | | b1 | 0.17 | --- | 0.23 |
| L/F THICKNESS(PLATING) | | c | 0.09 | --- | 0.2 |
| L/F THICKNESS | | c1 | 0.09 | --- | 0.16 |
| | X | D | 16 BSC | | |
| | Y | E | 16 BSC | | |
| BODY SIZE | X | D1 | 14 BSC | | |
| | Y | E1 | 14 BSC | | |
| LEAD PITCH | | e | 0.5 BSC | | |

| | SYMBOL | MIN | NOM | MAX |
|------------------------|---------------|------------|------------|------------|
| | L | 0.45 | 0.6 | 0.75 |
| FOOTPRINT | L1 | | 1 REF | |
| | θ | 0° | 3.5° | 7° |
| | θ_1 | 0° | --- | --- |
| | θ_2 | 11° | 12° | 13° |
| | θ_3 | 11° | 12° | 13° |
| | R1 | 0.08 | --- | --- |
| | R2 | 0.08 | --- | 0.2 |
| | S | 0.2 | --- | --- |
| PACKAGE EDGE TOLERANCE | aaa | | 0.2 | |
| LEAD EDGE TOLERANCE | bbb | | 0.2 | |
| COPLANARITY | ccc | | 0.08 | |
| LEAD OFFSET | ddd | | 0.08 | |
| MOLD FLATNESS | eee | | 0.05 | |




Figure 17. 100-pin products

6.2 144-pin products




Figure 18. 144-pin products

Table 35. 144-pin product

| | SYMBOL | MIN | NOM | MAX |
|---------------------------|---------|---------|------|-------|
| TOTAL THICKNESS | A | --- | --- | 1.6 |
| STAND OFF | A1 | 0.05 | 0.1 | 0.15 |
| MOLD THICKNESS | A2 | 1.35 | 1.40 | 1.45 |
| LEAD TIP TO TIP | D | 21.8 | 22 | 22.2 |
| LEAD TIP TO TIP | E | 21.8 | 22 | 22.2 |
| PKG LENGTH | D1 | 19.9 | 20 | 20.1 |
| PKG WIDTH | E1 | 19.9 | 20 | 20.1 |
| LEAD PITCH | e | 0.5 BSC | | |
| FOOT LENGTH | L | 0.45 | 0.6 | 0.75 |
| LEAD LENGTH | L1 | 1 REF | | |
| LEAD THICKNESS | T | 0.09 | --- | 0.2 |
| LEAD BASE METAL THICKNESS | T1 | 0.097 | --- | 0.157 |
| FOOT ANGLE | a | 0° | 3.5° | 7° |
| LEAD WIDTH | b | 0.17 | 0.22 | 0.27 |
| LEAD BASE METAL WIDTH | b1 | 0.17 | 0.20 | 0.23 |
| PROFILE OF LEAD TIPS | aaa | 0.2 | | |
| PROFILE OF MOLD SURFACE | bbb | 0.2 | | |
| FOOT COPLANARITY | ccc | 0.08 | | |
| FOOT POSITION | ddd | 0.08 | | |
| CUM. LEAD PITCH | H(REF.) | 17.5 | | |

6.3 64-pin products




Figure 19. 64-pin products

Table 36. 64-pin product

| | SYMBOL | MIN | NOM | MAX |
|---------------------------|--------|-------|---------|-------|
| TOTAL THICKNESS | A | --- | --- | 1.6 |
| STAND OFF | A1 | 0.05 | --- | 0.15 |
| MOLD THICKNESS | A2 | 1.35 | --- | 1.45 |
| LEAD TIP TO TIP | D | 11.8 | --- | 12.2 |
| LEAD TIP TO TIP | E | 11.8 | --- | 12.2 |
| PKG LENGTH | D1 | 10.9 | --- | 10.1 |
| PKG WIDTH | E1 | 10.9 | --- | 10.1 |
| LEAD PITCH | e | | 0.5 BSC | |
| FOOT LENGTH | L | 0.45 | 0.6 | 0.75 |
| FOOTPRINT | L1 | | 1 REF | |
| LEAD THICKNESS | T | 0.09 | --- | 0.2 |
| LEAD BASE METAL THICKNESS | T1 | 0.097 | --- | 0.157 |
| FOOT ANGLE | a | 0° | 3.5° | 7° |
| LEAD WIDTH | b | 0.17 | --- | 0.27 |
| LEAD BASE METAL WIDTH | b1 | 0.17 | --- | 0.23 |
| PROFILE OF LEAD TIPS | aaa | | 0.2 | |
| PROFILE OF MOLD SURFACE | bbb | | 0.2 | |
| FOOT COPLANARITY | ccc | | 0.08 | |

| | SYMBOL | MIN | NOM | MAX |
|-----------------|---------|-----|------|-----|
| FOOT POSITION | ddd | | 0.08 | |
| CUM. LEAD PITCH | H(REF.) | | 7.5 | |

Appendix A

Feature comparison

This appendix summarizes the memory, peripherals and packaging options for the Z20K14xMC devices. All devices which share a common package are pin-to-pin compatible.

| | Z20K14xMC | | | |
|---|-----------------------|--------|--------|--------|
| Parameter | K142MC | K144MC | K146MC | K148MC |
| Core | ARM® Cortex®-M4F core | | | |
| Frequency | 120MHz | 120MHz | 160MHz | 160MHz |
| IEEE-754 FPU | | • | | |
| CRC module | | 1x | | |
| ISO 26262 | capable up to ASIL-B | | | |
| Peripheral speed | up to 80 MHz | | | |
| Crossbar | | • | | |
| DMA | | • | | |
| External Watchdog Detect Timer (EWDT) | | • | | |
| System memory protection unit (SMPU) | | • | | |
| Clock Monitor Unit (CMU) | | • | | |
| Watchdog | | 1x | | |
| System Control module (SCM) | | • | | |
| System reset and mode controller (SRMC) | | • | | |

| | | | | | |
|--------|---|------------------------|----------|-----------|-----------|
| | AHB to APB Peripheral bridge (AHB-APB) | • | | | |
| | System Error Report Unit (SERU) | • | | | |
| | ECC Injection and Report Unit (EIRU) | • | | | |
| | Power management unit (PMU) | • | | | |
| | Low power modes | • | | | |
| | AES128 | 1x | | | |
| | TRNG | 1x | | | |
| | Number of I/Os | up to 52 | up to 83 | up to 125 | up to 125 |
| | Single supply voltage | 2.97 - 5.5 V | | | |
| | Ambient Operation Temperature (Ta) | -40°C to +125°C | | | |
| Memory | Program flash memory | 256 KB | 512 KB | 1 MB | 2 MB |
| | Data flash memory | 128 KB | | | |
| | Error Correcting Code (ECC) | • | | | |
| | System RAM | 32 KB | 64 KB | 128 KB | 256 KB |
| | Regfile | 32 x 32Bit | | | |
| | Cache | 4 KB | | | |
| | EEPROM | Emulated by Data flash | | | |

| | | | | | |
|---------------|--|----------------------------|-------------------|-------------------|-------------------|
| Timer | System Timer | 1x (4ch 32bit) | 1x (4ch 32bit) | 1x (4ch 32bit) | 1x (4ch 32bit) |
| | Timer | 3x (8ch 16bit) | 4x (8ch 16bit) | 4x (8ch 16bit) | 4x (8ch 16bit) |
| | Motor Control PWM (MCPWM) | 1x (8ch 16bit) | 2x (8ch 16bit) | 2x (8ch 16bit) | 2x (8ch 16bit) |
| | Real Time Counter (RTC) | 1x | 1x | 1x | 1x |
| | Trigger delay generator (TDG) | 2x | 2x | 2x | 2x |
| Analog | Trigger mux (TMU) | • | | | |
| | 12-bit SAR ADC (1 Msps each) | 2x (16ch,13ch) | 2x (16ch) | 2x (20ch) | 2x (20ch) |
| | Comparator with 8-bit DAC | 1x (10ch) | 1x (13ch) | 1x (13ch) | 1x (13ch) |
| Communication | Inter IC Sound (I2S) | ○ | 1x | 1x | 2x |
| | UART and LIN (UART) | 4x | 6x | 6x | 6x |
| | Serial peripheral interface (SPI) | 3x | 4x | 4x | 4x |
| | Inter-integrated circuit (I2C) | 1x | 2x | 2x | 2x |
| | Control area network (CAN) | 2x(2x with FD) | 4x(4x with FD) | 6x(6x with FD) | 8x(8x with FD) |
| IDE | Debug & trace | SWD, JTAG | SWD, JTAG | SWD, JTAG | SWD, JTAG |
| | Ecosystem (IDE, compiler, debugger) | IAR, GHS, Arm®, Lauterbach | | | |

| Other | Packages | 32-pin QFN-EP | 64-pin LQFP | 64-pin LQFP | 100-pin LQFP |
|-------|----------|------------------|-----------------|-----------------|-----------------|
| | | 48-pin LQFP | 100-pin LQFP | 100-pin LQFP | LQFP |
| | | 64-pin LQFP | 144-pin LQFP | 144-pin LQFP | |
| | | | | | |

Appendix B

Memory map

This appendix contains various memories and memory-mapped peripherals that are located in one 32-bit contiguous memory space. This chapter describes the memory and peripheral locations within that memory space.

| Z20K14xMC | | | | | | | | | | | | |
|----------------------|--------------|------------------------|----------------------|--------------|------------------------|----------------------|--------------|------------------------|----------------------|--------------|------------------------|----------------------|
| Memory | K142MC | | | K144MC | | | K146MC | | | K148MC | | |
| | Size (KB) | Start Address (hex) | End Address (hex) |
| Program flash memory | 256 | 00000000 | 0003FFFF | 512 | 00000000 | 0007FFFF | 1024 | 00000000 | 000FFFFFF | 2048 | 00000000 | 001FFFFF |
| Data flash memory | 128 | 01000000 | 0101FFFF |
| SRAM | 32 | 20000000 | 20007FFF | 64 | 20000000 | 2000FFFF | 128 | 20000000 | 2001FFFF | 256 | 1FFE0000 | 2001FFFF |
| Peripheral Instance | Size (KB) | Start Address (hex) | End Address (hex) |

| | | | | | | | | | | | | |
|---------------|----------|----------|----------|---|----------|----------|---|----------|----------|---|----------|----------|
| |) | | |) | | |) | | |) | | |
| DMA0 | 4 | 40008000 | 40008FFF | 4 | 40008000 | 40008FFF | 4 | 40008000 | 40008FFF | 4 | 40008000 | 40008FFF |
| DMAMUX0 | 4 | 40009000 | 40009FFF | 4 | 40009000 | 40009FFF | 4 | 40009000 | 40009FFF | 4 | 40009000 | 40009FFF |
| SMPU | 4 | 4000A000 | 4000AFFF | 4 | 4000A000 | 4000AFFF | 4 | 4000A000 | 4000AFFF | 4 | 4000A000 | 4000AFFF |
| EIRU | 4 | 4000B000 | 4000BFFF | 4 | 4000B000 | 4000BFFF | 4 | 4000B000 | 4000BFFF | 4 | 4000B000 | 4000BFFF |
| TIM0 | 4 | 4000C000 | 4000CFFF | 4 | 4000C000 | 4000CFFF | 4 | 4000C000 | 4000CFFF | 4 | 4000C000 | 4000CFFF |
| TIM1 | 4 | 4000D000 | 4000DFFF | 4 | 4000D000 | 4000DFFF | 4 | 4000D000 | 4000DFFF | 4 | 4000D000 | 4000DFFF |
| MCPWM0 | 4 | 4000E000 | 4000EFFF | 4 | 4000E000 | 4000EFFF | 4 | 4000E000 | 4000EFFF | 4 | 4000E000 | 4000EFFF |
| TDG0 | 4 | 4000F000 | 4000FFFF | 4 | 4000F000 | 4000FFFF | 4 | 4000F000 | 4000FFFF | 4 | 4000F000 | 4000FFFF |
| TIM2 | 4 | 40018000 | 40018FFF | 4 | 40018000 | 40018FFF | 4 | 40018000 | 40018FFF | 4 | 40018000 | 40018FFF |
| TIM3 | Reserved | | | 4 | 40019000 | 40019FFF | 4 | 40019000 | 40019FFF | 4 | 40019000 | 40019FFF |
| MCPWM1 | Reserved | | | 4 | 4001A000 | 4001AFFF | 4 | 4001A000 | 4001AFFF | 4 | 4001A000 | 4001AFFF |
| TDG1 | 4 | 4001B000 | 4001BFFF | 4 | 4001B000 | 4001BFFF | 4 | 4001B000 | 4001BFFF | 4 | 4001B000 | 4001BFFF |
| Flash | 4 | 40020000 | 40020FFF | 4 | 40020000 | 40020FFF | 4 | 40020000 | 40020FFF | 4 | 40020000 | 40020FFF |
| CAN 0 | 4 | 40024000 | 40024FFF | 4 | 40024000 | 40024FFF | 4 | 40024000 | 40024FFF | 4 | 40024000 | 40024FFF |
| CAN1 | 4 | 40025000 | 40025FFF | 4 | 40025000 | 40025FFF | 4 | 40025000 | 40025FFF | 4 | 40025000 | 40025FFF |
| ADC1 | 4 | 40027000 | 40027FFF | 4 | 40027000 | 40027FFF | 4 | 40027000 | 40027FFF | 4 | 40027000 | 40027FFF |
| SPI 0 | 4 | 4002C000 | 4002CFFF | 4 | 4002C000 | 4002CFFF | 4 | 4002C000 | 4002CFFF | 4 | 4002C000 | 4002CFFF |
| SPI 1 | 4 | 4002D000 | 4002DFFF | 4 | 4002D000 | 4002DFFF | 4 | 4002D000 | 4002DFFF | 4 | 4002D000 | 4002DFFF |

| | | | | | | | | | | | | |
|--------------|----------|----------|----------|----------|----------|----------|---|----------|----------|---|----------|----------|
| SPI 2 | 4 | 40030000 | 40030FFF | 4 | 40030000 | 40030FFF | 4 | 40030000 | 40030FFF | 4 | 40030000 | 40030FFF |
| SPI 3 | Reserved | | | 4 | 40031000 | 40031FFF | 4 | 40031000 | 40031FFF | 4 | 40031000 | 40031FFF |
| CRC | 4 | 40032000 | 40032FFF | 4 | 40032000 | 40032FFF | 4 | 40032000 | 40032FFF | 4 | 40032000 | 40032FFF |
| AES | 4 | 40033000 | 40033FFF | 4 | 40033000 | 40033FFF | 4 | 40033000 | 40033FFF | 4 | 40033000 | 40033FFF |
| TRNG | 4 | 40034000 | 40034FFF | 4 | 40034000 | 40034FFF | 4 | 40034000 | 40034FFF | 4 | 40034000 | 40034FFF |
| CAN2 | Reserved | | | 4 | 40038000 | 40038FFF | 4 | 40038000 | 40038FFF | 4 | 40038000 | 40038FFF |
| CAN3 | Reserved | | | 4 | 40039000 | 40039FFF | 4 | 40039000 | 40039FFF | 4 | 40039000 | 40039FFF |
| ADC0 | 4 | 4003B000 | 4003BFFF | 4 | 4003B000 | 4003BFFF | 4 | 4003B000 | 4003BFFF | 4 | 4003B000 | 4003BFFF |
| STIM | 4 | 40040000 | 40040FFF | 4 | 40040000 | 40040FFF | 4 | 40040000 | 40040FFF | 4 | 40040000 | 40040FFF |
| CMU1 | 4 | 40042000 | 40042FFF | 4 | 40042000 | 40042FFF | 4 | 40042000 | 40042FFF | 4 | 40042000 | 40042FFF |
| CMU2 | 4 | 40043000 | 40043FFF | 4 | 40043000 | 40043FFF | 4 | 40043000 | 40043FFF | 4 | 40043000 | 40043FFF |
| CAN4 | Reserved | | | Reserved | | | 4 | 40044000 | 40044FFF | 4 | 40044000 | 40044FFF |
| CAN5 | Reserved | | | Reserved | | | 4 | 40045000 | 40045FFF | 4 | 40045000 | 40045FFF |
| SCM | 4 | 40048000 | 40048FFF | 4 | 40048000 | 40048FFF | 4 | 40048000 | 40048FFF | 4 | 40048000 | 40048FFF |
| Port A | 4 | 40049000 | 40049FFF | 4 | 40049000 | 40049FFF | 4 | 40049000 | 40049FFF | 4 | 40049000 | 40049FFF |
| Port B | 4 | 4004A000 | 4004AFFF | 4 | 4004A000 | 4004AFFF | 4 | 4004A000 | 4004AFFF | 4 | 4004A000 | 4004AFFF |
| Port C | 4 | 4004B000 | 4004BFFF | 4 | 4004B000 | 4004BFFF | 4 | 4004B000 | 4004BFFF | 4 | 4004B000 | 4004BFFF |
| Port D | 4 | 40050000 | 40050FFF | 4 | 40050000 | 40050FFF | 4 | 40050000 | 40050FFF | 4 | 40050000 | 40050FFF |

| | | | | | | | | | | | | |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---|----------|----------|
| Port E | 4 | 40051000 | 40051FFF | 4 | 40051000 | 40051FFF | 4 | 40051000 | 40051FFF | 4 | 40051000 | 40051FFF |
| WDOG | 4 | 40052000 | 40052FFF | 4 | 40052000 | 40052FFF | 4 | 40052000 | 40052FFF | 4 | 40052000 | 40052FFF |
| I2S0 | Reserved | | | 4 | 40054000 | 40054FFF | 4 | 40054000 | 40054FFF | 4 | 40054000 | 40054FFF |
| I2S1 | Reserved | | | Reserved | | | Reserved | | | 4 | 40055000 | 40055FFF |
| CAN6 | Reserved | | | Reserved | | | Reserved | | | 4 | 40056000 | 40056FFF |
| CAN7 | Reserved | | | Reserved | | | Reserved | | | 4 | 40057000 | 40057FFF |
| I2C1 | Reserved | | | 4 | 40058000 | 40058FFF | 4 | 40058000 | 40058FFF | 4 | 40058000 | 40058FFF |
| EWDT | 4 | 40061000 | 40061FFF | 4 | 40061000 | 40061FFF | 4 | 40061000 | 40061FFF | 4 | 40061000 | 40061FFF |
| TMU | 4 | 40063000 | 40063FFF | 4 | 40063000 | 40063FFF | 4 | 40063000 | 40063FFF | 4 | 40063000 | 40063FFF |
| SCC | 4 | 40064000 | 40064FFF | 4 | 40064000 | 40064FFF | 4 | 40064000 | 40064FFF | 4 | 40064000 | 40064FFF |
| PARCC | 4 | 40065000 | 40065FFF | 4 | 40065000 | 40065FFF | 4 | 40065000 | 40065FFF | 4 | 40065000 | 40065FFF |
| I2C0 | 4 | 40066000 | 40066FFF | 4 | 40066000 | 40066FFF | 4 | 40066000 | 40066FFF | 4 | 40066000 | 40066FFF |
| UART0 | 4 | 4006A000 | 4006AFFF | 4 | 4006A000 | 4006AFFF | 4 | 4006A000 | 4006AFFF | 4 | 4006A000 | 4006AFFF |
| UART1 | 4 | 4006B000 | 4006BFFF | 4 | 4006B000 | 4006BFFF | 4 | 4006B000 | 4006BFFF | 4 | 4006B000 | 4006BFFF |
| UART2 | 4 | 4006C000 | 4006CFFF | 4 | 4006C000 | 4006CFFF | 4 | 4006C000 | 4006CFFF | 4 | 4006C000 | 4006CFFF |
| UART3 | 4 | 40070000 | 40070FFF | 4 | 40070000 | 40070FFF | 4 | 40070000 | 40070FFF | 4 | 40070000 | 40070FFF |
| UART4 | Reserved | | | 4 | 40071000 | 40071FFF | 4 | 40071000 | 40071FFF | 4 | 40071000 | 40071FFF |
| UART5 | Reserved | | | 4 | 40072000 | 40072FFF | 4 | 40072000 | 40072FFF | 4 | 40072000 | 40072FFF |

| | | | | | | | | | | | | |
|---------|---|----------|-----------|---|----------|-----------|---|----------|-----------|---|----------|-----------|
| CMP0 | 4 | 40073000 | 40073FFF |
| RTC | 4 | 40079000 | 40079FFF |
| REGFILE | 4 | 4007C000 | 4007CFFF |
| PMU | 4 | 4007D000 | 4007DFFF |
| SRMC | 4 | 4007E000 | 4007EFFF |
| SERU | 4 | 4007F000 | 4007FFFF |
| GPIO | 4 | 400FF000 | 400FFFFFF |

7 Revision history

The following table provides a revision history for this document.

Table 37. Revision History

| Rev. No. | Date | Substantial Changes |
|----------|------------|---|
| A0.1 | April 2022 | Rev. A0.1 |
| A0.2 | April 2022 | Update JTAG and SPI timing, Add moisture handling ratings table and thermal handling ratings table |
| A0.3 | Jul 2022 | Add ADC INL,DNL,TUE comments Remove core MPU Add part number list of: Z20K146MCMHL Add 64 pin product package information Correct typo error |
| A0.4 | Oct 2022 | Change power consumption IDD/MHz from 100 to 350 Correct block diagram about “cache with ecc” Add two Z20K144MC device (Z20K144MCMHL, Z20K146MCML) Add feature comparison table Add memory comparison table |
| A0.5 | Dec 2022 | Modify QFN32(EP) product part-number and Classification of part number Change 144M I2C from 1x to 2x |
| V1.0 | Mar 2023 | Correct some typo error Add thermal information to table33 Updated table 7, table 30 Add more data results |

How to Reach Us:

Home Page:

[zhixin-semi.com/](http://www.zhixin-semi.com/)

Information in this document is provided solely to enable system and software implementers to use Zhixin products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Zhixin reserves the right to make changes without further notice to any products herein.

Zhixin makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Zhixin assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Zhixin data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals”, must be validated for each customer application by customer's technical experts. Zhixin does not convey any license under its patent rights nor the rights of others. Zhixin sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <http://www.zhixin-semi.com/>.

Zhixin and the Zhixin logo are trademarks of Zhixin Semiconductor Co., Ltd. All rights reserved.

©2023 Zhixin Semiconductor Co., Ltd.

Document Number: Z20K14xMC-DS

Revision V1.0, April, 2023

