Am29C983/Am29C983A

9-Bit x 4-Port Multiple Bus Exchange



DISTINCTIVE CHARACTERISTICS

- Four bidirectional I/O ports with latches
 - Replaces several bidirectional latches and transceivers
 - Permits multiple bus communication
 - Allows two independent communication channels
 - TTL compatibility
- 9-bit wide ports to handle byte parity
- Two selection inputs per port
 - Independent port interconnect control
 - Increased flexibility in data routing
- Matched port decoding
 - Simplifies external decode logic
 - Easily cascadable for wider buses
- Latches for incoming and outgoing data
 - Independent controls permit selective data capture
 - Ideal for stored operation
 - Readback feature for system diagnostics

- Glitch-free outputs during power-up/down
 - No power-up sequencing needed
 - Ideal for card-edge interface
- 48 mA output drive
 - High-capacitance bus driving
- **■** High-performance CMOS
 - Low stand-by power consumption
- Two speeds available Am29C983
 - 9 ns (typical) port-to-port delay
 - 10 ns (typical) select-to-port delay
 Am29C983A
 - 6 ns (typical) port-to-port delay
 - 7 ns (typical) select-to-port delay
- Available in 68-pin PLCC package and 80-pin PQFP package for commercial applications
- Available in 68-pin PGA package for military applications (Am29C983 only)


GENERAL DESCRIPTION

The Am29C983/A is a high-speed Multiple Bus Exchange device. It is organized as four 9-bit wide TTL-compatible I/O ports with Output Enable control for each port. Any port can serve either as a source (Input) port or as a destination (Output) port. When the output drivers of a port are disabled (high-impedance state), the port serves as a source port. When the drivers are enabled, the port serves as a destination port. Source port selection is made by two independent Select inputs at each port. This organization offers flexibility in implementing the Am29C983/A as a digital cross-point switch for multiple bus communication in a multiprocessing environment.


Each I/O port has an input latch to capture incoming data and an output latch to capture outgoing data. All input and output latches are independently controlled by active-HIGH Latch Enable inputs. This feature can be used to perform stored operation for byte-word compression and expansion to communicate between buses of different widths.


Independent port control permits cascading of Am29C983/As for wider buses. All I/O ports go into high-impedance state upon power-down. This feature makes the device ideally suited for card-edge applications.

SIMPLIFIED BLOCK DIAGRAM



LETAILED BLOCK DIAGRAM






09485-014A

Note:

Pin 1 is marked for orientation.

PGA (Bottom View)



Note:

Notch indicates orientation.

09485-013A


PIN DESIGNATIONS (Sorted by Pin Number)

PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME
A-2	ŌĒ,	B-9	Α,	F-10	В,	K-4	C.
A-3	SO,	B-10	LEO	F-11	GND	K-5	C.
A-4	A,	B-11	OE	G-1	D,	K-6	C,
A-5	A,	C-1	GND	G-2	D,	K-7	C,
A-6	Α,	C-2	D,	G-10	V _{cc}	K-8	S1 _c
A-7	A,	C-10	LEI,	G-11	B ₄	K-9	LEI _c
A-8	A,	C-11	SO,	H-1	D.	K-10	LEO,
A-9	GND	D-1	D,	H-2	S1,	K-11	B,
A-10	Α,	D-2	D,	H-10	В,	L-2	C,
B-1	D,	D-10	S1,	H-11	В,	L-3	GND
B-2	LEO	D-11	В,	J-1	SO,	L-4	C,
B-3	LEI	E-1	D,	J-2	LEI	L-5	V _{cc}
B-4	S1,	E-2	V _{cc}	J-10	В,	L-6	GND
B-5	Α,	E-10	В,	J-11	GND	L-7	C,
B-6	GND	E-11	В,	K-1	OE,	L-8	C.
B-7	V _{cc}	F-1	GND	K-2	LEO _c	L-9	SO _c
B-8	A,	F-2	D,	K-3	C,	L-10	OE,

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valld Combinations		
AM29C983	JC	
AM29C983A	JC, KC/W	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.



ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approve Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
AM29C983	/BZC	

Military Burn-in

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Group A Tests

Group A tests consists of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

A_i , B_i , C_i , AND D_i (I = 0 through 8) DATA BUS I/O PORTS (INPUT/OUTPUT)

These four groups of nine I/O pins are defined as the A. B, C, and D ports respectively. Each port serves as a source (Input) or as a destination (Output).

SI_A , SI_B , SI_C , and SI_D (I = 0, 1) SOURCE PORT SELECT (INPUTS)

Each pair of inputs determines the source of data for the corresponding I/O port when used as a destination port.

LEI_A, LEI_B, LEI_C, and LEI_D INPUT LATCH ENABLE (INPUTS; ACTIVE HIGH)

Each LEI input controls a 9-bit wide latch on the input side of the corresponding I/O port. The latches are transparent when LEI is HIGH and are latched when LEI is LOW.

LEO_A, LEO_B, LEO_C, and LEO_D OUTPUT LATCH ENABLE (INPUTS; ACTIVE HIGH)

Each LEO input controls a 9-bit wide latch on the output side of the corresponding I/O port. The latches are transparent when LEO is HIGH and are latched when LEO is LOW.

\overrightarrow{OE}_{a} , \overrightarrow{OE}_{b} , \overrightarrow{OE}_{c} , and \overrightarrow{OE}_{b} OUTPUT ENABLE (INPUTS; ACTIVE LOW)

Each OE input controls the bus drivers of the corresponding I/O port. When OE is LOW, data at the output of the Output latches is passed to the bus. When OE is HIGH, the bus outputs are in high-impedance state.

FUNCTIONAL DESCRIPTION

The Am29C983/A Multiple Bus Exchange consists of four 9-bit I/O ports. Each port has a 9-bit Input latch to capture incoming data and a 9-bit Output latch to capture outgoing data. There are five control inputs associated with each port: two Select inputs for source port selection, two Latch Enable inputs (active HIGH) to control Input and Output latches, and an active LOW Output Enable line to control the bus driver at the I/O port.

Port Selection and Control

Each port is independently controlled by means of these five control inputs. If the output drivers of a port are disabled (high-impedance state), that port is an input and can be used as a source port. Incoming data can be captured in the Input latch. At the same time, the data at one of the four internal buses can be transferred to the Output latch under the control of the appropriate Select inputs. If the output drivers are enabled, the port serves as a destination port, transporting the data at the output of its Output latch to the external bus connected to the I/O port. Independent control of Input and Output latches and output drivers permits stored operation at any port.

Multiple Bus Communication

Four internal buses serve as pathways for port-to-port connection. By proper choice of source select codes for

the ports, the Am29C983/A can be configured in different modes for multiple bus communication. In one mode of operation, two ports can be selected as source ports and the other two as destination ports; thus, two independent bidirectional communication channels are established. In another mode, one port can be selected as the source, and one or more of the other ports can serve as destination ports. Any port not intended as a destination port can be disabled (high-impedance state) by means of its Output Enable control.

Input and Output Latches

The presence of Input and Output latches offers significant flexibility in using the Am29C983/A. Any port can be chosen as the source port to store incoming data in its Input latch. This can then be connected to one or more destination ports. The outgoing data can be further stored in the Output latches for later use; thus there are two stages of data storage between any two ports. This feature can be used in simple store and forward applications, as well as in more sophisticated applications for byte-word compression and expansion. Moreover, the data stored in the Input latch of a port can be "read back" to the same port by choosing it as the destination (its Output latch is transparent). This feature can be used for diagnostics in multiple bus communication.

TRUTH TABLES

A. Port Source Selection

S1,	SO,	Source
دا	L	A Bus
L	H	B Bus
н	L	C Bus
Н	н	D Bus


B. Latch Operation

LEI, or LEO,	Mode
Н	Transparent
L	Latched

C. I/O Port Controls

LEO,	ŌĘ,	VO	Source of Data
٦	L	Out	Contents of Output Latch
Ŧ	۰	Out	Selected Source Port
Х	Н	la	

Key: n = A, B, C, or D L = LOW H = HIGH X = Don't Care



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V_{cc}) -0.5 to 7.0 V

DC Input Diode Current

 (I_{IK}) $(V_{IN} < 0 V)$ $(V_{IN} > V_{CC}$ if applicable) -20 mA +20 mA –0.5 to $V_{\rm cc}$ +0.5 V

DC Input Voltage (V,,)

DC Output Diode Current (I_{OK}) $(V_{OUT} < 0 V)$ $(V_{OUT} > V_{CC}$ if applicable) -50 mA +50 mA

DC Output Current per Output Pin:

SINK +70 mA -30 mA SOURCE DC Output Voltage (Vout) -0.5 to 7.0 V Total DC Ground Current (IGNO) 1750 mA Total DC V_{cc} Current (I_{cc}) 575 mA Storage Temperature -65 to +150°C

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_{*}) 0 to +70°C Supply Voltage (V_{cc}) +4.5 to +5.5 V

Military (M) Devices

Ambient Temperature (T₄) -55 to +125°C Supply Voltage (V_{cc}) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

(For APL products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = 4.5 \text{ V}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -15 \text{ mA}$	2.4		V
V _{oL}	Output LOW Voltage	$V_{CC} = 4.5 \text{ V}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 48 \text{ mA}$		0.5	V
V _{iH}	Input HIGH Voltage	(Note 1)	2.0		V
V _{IL}	Input LOW Voltage	(Note 1)		0.8	ν.
V _{iC}	Input Clamp Voltage	V _{cc} = 4.5 V, I _{IN} = -18 mA		-1.2	V
ί,	Input LOW Current (Select Inputs)	V _{cc} = 5.5 V, V _{IN} = 0 V		-10	μА
L H	input HIGH Current (Select Inputs)	V _{cc} = 5.5 V, V _{IN} = 5.5 V		10	μА
l _{ozL}	Off-State Leakage Current (I/O Ports)	V _{cc} = 5.5 V, V _{out} = 0 V		-20	μА
l _{ozн}	Off-State Leakage Current (I/O Ports)	V _{cc} = 5.5 V, V _{out} = 5.5 V		20	μА
Sc	Output Short-Circuit Current	V _{cc} = 5.5 V, V _{out} = 0 V (Note 2)	-60		mA
Icco	Quiescent Power Supply Current (Note 4)	V _{cc} = 5.5 V, V _{IN} = 5.5 V or GND Outputs Open		1.5	mA



DC CHARACTERISTICS (Continued)

Parameter Symbol	Parameter DescriptionTest Conditions		Min.	Max.	Unit
l _{cc} T	Power Supply Current TTL Input HIGH (Note 4)	V _{cc} = 5.5 V, V _{IN} = 2.4 V Other Inputs at V _{cc} or GND		3.0	mA/ Input
cco	Dynamic Power Supply Current (Note 4)	V _{cc} = 5.5 V, Outputs Open One Output Toggling (Note 3)		500	μΑ/ MHz/Bit

Parameter Symbol	ParameterDescription	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{cc} = 4.5 V V _{IN} = V _{IL} or V _{IH}	I _{OH} = -15 mA	2.4		٧
Λ ^{or}	Output LOW Voltage	V _{cc} = 4.5 V V _{IN} = V _{IL} or V _{IH}	I _{oL} = 48 mA		0.5	٧
V _{IH}	Input HIGH Voltage	(Note 1)		2.0		V
ViL	Input LOW Voltage	(Note 1)			0.8	V
V _{IC}	Input Clamp Voltage	V _{cc} = 4.5 V, I _{IN} = -	-18 mA		-1.2	٧
l _{IL}	Input LOW Current (Select Inputs)	V _{cc} = 5.5 V, V _{IN} = 0 V			-10	μА
Ļн	Input HIGH Current (Select Inputs)	V _{cc} = 5.5 V, V _{IN} =	5.5 V		10	μА
l _{ozı}	Off-State Leakage Current (I/O Ports)	V _{cc} = 5.5 V, V _{out}	= 0 V		-20	μА
l _{ozh}	Off-State Leakage Current (I/O Ports)	V _{cc} = 5.5 V, V _{out}	= 5.5 V		20	μА
l _{sc}	Output Short-Circuit Current	V _{cc} = 5.5 V, V _{out} (Note 2)	= 0 V	-60		mΑ
Icco	Quiescent Power Supply Current (Note 4)	V _{cc} = 5.5 V, V _{IN} = Outputs Open	5.5 V or GND	·	1.5	πА
I _{CCT}	Power Supply Current TTL Input HIGH (Note 4)	V _{cc} = 5.5 V, V _{iN} = Other Inputs at V _c	2.4 V c or GND		3.0	m <i>A</i> Inpu
Icco	Dynamic Power Supply Current (Note 4)	V _{cc} = 5.5 V, Outp One Output Toggl	uts Open ing (Note 3)		500	μA MHz/

Notes:

- 1. Input thresholds are tested in combination with other DC parameters or by correlation.
- 2. Not more than one output shorted at a time. Duration of short-circuit test not to exceed 100 milliseconds.
- 3. Measured at a frequency of < 10 MHz with 50% duty cycle. Unused inputs are at $V_{\rm cc}$ or GND.
- 4. Calculation of total device I_{cc} : $I_{cc} = I_{cco} + I_{ccr} \times M_T \times D_H + I_{cco} \times ((C_L + 91) + 91) \times f \times N$ Where $C_L = I_{cco} \times (C_L + 91) \times f \times N$

- = Frequency in MHz
- N = Average number of outputs switching
- M_T = Number of inputs at logic HIGH
- D_H = Duty cycle for each input HIGH



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Am2	C983					
No.	Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
1	t _{PLH}	Propagation Delay Port to Port		1.5	-14	ns
2	t _{PHL}	LEI = HIGH, LEO = HIGH		1.5	14	ns
3	Ç _{PLH}	Propagation Delay Select Input to]	1.5	18	ns
4	t _{PHL}	Port LEO = HIGH		1.5	18	ns
5	t _{PLH}	Propagation Delay LEI to Port		1.5	18	ns
6	t _{PHL}	LEO = HIGH		1.5	_ 18	ns
7	t _{plH}	Propagation Delay	C _L = 50 pF R, = 500 Ohms	1.5	14	ns
8	t _{ehl}	LEO to Port	R ₂ = 500 Ohms	1.5	14	ns
9	t _{PZH}	Output Enable Time		1	14	ns ,
10	t _{ezt}	OE to Port		1	14	ns
11	t _{PHZ}	Output Disable Time		0	12	ns
12	t _{pLZ}	OE to Port		0	12	ns
13	t,	Port to LEI Setup]	2	•	ns
14	t _n	Port to LEI Hold		3		ns
15	t,	Port to LEO Setup		4.5		ns
16	t,	Port to LEO Hold]	1.5	·	ns
17	· ·	Select to LEO Setup]	6		ns
18	t _h	Select to LEO Hold	1	0		กร
19	t,	LEI to LEO Setup]	6		ns
20	t _h	LEI to LEO Hold	1	0		ns
21	1 _{PWH}	LEI, LEO Pulse Width HIGH		6		ns

SWITCHING CHARACTERISTICS over MILITARY operating range unless otherwise specified (for APL products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Am29	C983				Military	
No.	Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
1	ţ _u ,	Propagation Delay Port to Port		1.0	16	ns
2	ţ,	Propagation Delay Port to Port LEI = HIGH, LEO = HIGH Propagation Delay Select Input to Port LEO = HIGH Propagation Delay LEI to Port LEO = HIGH Propagation Delay LEO to Port Output Enable Time OE to Port Output Disable Time OE to Port Port to LEI Setup Port to LEI Setup Port to LEO Hold Select to LEO Setup Select to LEO Hold LEI to LEO Setup		1.0	16	ns
3	ţ _{rus}		,	1.0	20	ns
4	L _{ove}			1.0	20	ns
5	Ļu	Propagation Delay LEI to Port LEO = HIGH Propagation Delay C _L = 50 pF R _L = 500 Ohms		1.0	20	ns
6	bra.		1.0	20	ns	
7	Ļ _O ,		1.0	16	ns	
8	Ž _{DHL}	LEO to Port	R ₁ = 500 Ohms	1.0	16	กร
9	t _{FZH}	Output Enable Time	15 = 300 Omms	1.5	16	ns
10	I _{PZL}	OE to Port	,	1.0	16	ns
11	1 _{me}	Output Disable Time		0	14	ns
12	I _{PLZ}	OE to Port	,	0	14	กร
13	į	Port to LEI Setup		3]	ns
14	i,	Port to LEI Hold		4		ns
15	1,	Port to LEO Setup		5.5		ns
16	t,	Port to LEO Hold		2.5		ns
17	1,	Select to LEO Setup		7		ns
18	i,	Select to LEO Hold		1		ns
19		LEI to LEO Setup	1	7		กร
20	-	LEI to LEO Hold	1	1		ns
21	t _{ren}	LEI, LEO Pulse Width HIGH		7		กร




SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

\m29	C983A	 			_	
No.	Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
1	t _{PLH}	Propagation Delay Port to Port	,	1.5	10	กร
2	t _{PHL}	LEI = HIGH, LEO = HIGH		1.5	10	ns
3	t _{pLH}	Propagation Delay Select Input to		1.5	11	ns
4	t _{pHL}	Port LEO = HIGH		1.5	11	ns
5	t _{PLH}	Propagation Delay LEI to Port	C _L = 50 pF R ₁ = 500 Ohms R ₂ = 500 Ohms	1.5	12	กร
6	t _{PHL}	LEO = HIGH		1.5	12	กร
7	t _{PLH}	Propagation Delay		1.5	10	ns
8	t _{PHL}	LEO to Port	•	1.5	10	n
9	t _{pzH}	Output Enable Time		1	10	ns
10	IPZL	OE to Port		1	10	ns
11	I _{PHZ}	Output Disable Time		0	1	ns
12	I _{PLZ}	OE to Port		0	1	ns
13	t,	Port to LEI Setup		2		ns
14	t _h	Port to LEI Hold		3		ns
15	t,	Port to LEO Setup		4.5		ns
16	L	Port to LEO Hold		1.5		ns
17	t,	Select to LEO Setup		6		ns
18	L ,	Select to LEO Hold		0		ns
19	ι.	LEI to LEO Setup		6	1	n
20	1,	LEI to LEO Hold		0		n:
21	1 _{PWH}	LEI, LEO Pulse Width HIGH	1	6		n




SWITCHING TEST CIRCUIT




09485-007B

SWITCHING TEST WAVEFORMS




09485-008C

Propagation Delay — Port-to-Port




Propagation Delay — Select-to-Port

SWITCHING TEST WAVEFORMS (Continued)




09485-010C

Input and Output Latch Propagation Delay, Setup and Hold Times




Minimum Latch Enable Pulse Width



09485-012B


Enable and Disable Times


PHYSICAL DIMENSIONS* **PL068** .042 .020 .050 .048 MIN REF .025 R .045 .042 .056 .985 .995 .026 .032 .800 <u>.89</u>0 **REF** .930 .950 .956 <u>¥.013</u> .021 .007 950 .013 .090 .956 06753K .130 8 VB .985 9/9/91 c dc .180



.995

*For reference only. All dimensions are measured in inches unless otherwise specified. BSC is an ANSI standard for Basic Space Centering.





14635C 8X 44 5/7/92 SG