

## 0.39 $\Omega$ , Low- $R_{ON}$ , Ultra-Low Distortion, Compact DPDT Analog Switch

### DESCRIPTION

The DG2751 is a compact, low resistance, ultra-low distortion double pole double throw (DPST) analog switch.

The DG2751 features a flat 0.39  $\Omega$  ON resistance over the analog signal range from (V+) - 5.5 V to V+, supporting bi-directional negative signal swing. The design brings superior signal fidelity by eliminating the distortion caused by double hump switch resistance character of conventional analog switches.

The DG2751 operates over a voltage range from 3 V to 5.5 V. Because of its low current consumption, it can be powered directly by a GPIO. When V+ power is off, all switch pins are of high impedance mode.

Shunt switches are integrated at normally close (NO<sub>n</sub>) channels to discharge the AC-coupling capacitance at the terminals.

The part is controlled by a single bit, S, which can interface with 1.2 V low voltage I/O. Switch ON/OFF is of break-before-make (BBM).

The DG2751 is available in ultra-compact 1.2 mm x 1.2 mm, 9-bump WCSP package, and operate over the -40 °C to +85 °C extended temperature range.

### FEATURES

- 2.3 V to 5.5 V single supply operation
- Low resistance: 0.39  $\Omega$  / typ. at 2.7 V
- Highly flat and matched  $R_{ON}$
- Low parasitic capacitance,  $C_{ON} = 31$  pF,  $C_{OFF} = 30$  pF
- High bandwidth: 290 MHz
- Guaranteed logic high 1.2 V, logic low 0.3 V
- Break before make switching
- Signal swing over V+ capable
- Power down protection
- Latch up current: 300 mA (JESD78)
- ESD/HBM: > 8 kV
- Material categorization: for definitions of compliance please see [www.vishay.com/doc?99912](http://www.vishay.com/doc?99912)


**RoHS**  
COMPLIANT



### APPLICATIONS

- Applications
- Smart phones
- Tablets
- Portable media players
- Headphones
- Audio / video equipment
- Low-distortion signal switches
- Digital cameras
- Docking devices


### BENEFITS

- Low and flat resistance
- Excellent total harmonic distortion
- Low parasitic capacitance
- Low voltage control interface

### FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



WCSP9, 1.25 mm x 1.25 mm  
Top view (solder bumps on bottom)



Device marking: AB for DG2751  
x = date / lot traceability code



TRUTH TABLE	
CB	FUNCTION
0	COMx is connected to NCx
1	COMx is connected to NOx, NCx is connected to shunt resistor

ORDERING INFORMATION				
PART NUMBER	PACKAGE	MARKING CODE	TEMPERATURE RANGE	STANDARD PACKAGING QUANTITY
DG2751DB-T2-GE1	WCSP9	AB	-40 °C to +85 °C lead (Pb)-free	Tape and reel 3000 units

PIN DESCRIPTION		
PIN	NAME	FUNCTION
A1	NC1	Normally close terminal for switch 1
A2	CB	Logic control input. Drive CB low to connect COMx to NCx. Drive CB high to connect COMx to NOx.
A3	NC2	Normally closed terminal for switch 2
B1	COM1	Common terminal for switch 1
B2	GND	Ground
B3	COM2	Common terminal for switch 2
C1	NO1	Normally open terminal for switch 1
C2	V+	Device power supply input. Bypass V+ to GND with a 0.1 $\mu$ capacitor as close to the pin as possible
C3	NO2	Normally open terminal for switch 2

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise noted)			
PARAMETER		LIMIT	UNIT
Reference to GND	V+, IN	-0.3 to 6	V
	COM, NO, NC <sup>a</sup>	(V+) - 5.5 to (V+ + 0.3)	
Current (any terminal except COM, NO, NC, IN)		30	mA
Continuous Current (COM, NO, NC, IN)		$\pm 250$	
Peak Current (pulsed at 1 ms, 10 % duty cycle)		$\pm 500$	
Storage Temperature (D suffix)		-65 to +150	$^\circ\text{C}$
Power Dissipation (packages) <sup>b</sup>	WCSP9-40 <sup>c</sup>	963	mW
Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )		83	$^\circ\text{C}/\text{W}$
ESD (human body model) I/O to GND		8	kV
Latch-Up (per JEDEC78)		400	mA

**Notes**

- Signals on COM, NO, NC, exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- All leads welded or soldered to PC board.
- Derate 12 mW/ $^\circ\text{C}$  above 70  $^\circ\text{C}$ .
- Package thermal resistances were obtained using the method described in JEDEC<sup>®</sup> specification JESD51-7.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.




SPECIFICATIONS								
PARAMETER	SYMBOL	TEST CONDITIONS unless otherwise specified, V+ = 3.3 V, TA = -40 °C to +85 °C control logic are either at 0 V or V+, typical values are at 25 °C with V+	TEMP. <sup>a</sup>	LIMITS -40 °C to +85 °C			UNIT	
				MIN. <sup>b</sup>	TYP. <sup>c</sup>	MAX. <sup>b</sup>		
<b>Analog Switch</b>								
Analog Signal Range <sup>d</sup>	V <sub>ANALOG</sub>		Full	(V+) - 5.5	-	V+	V	
On-Resistance	R <sub>DS(on)</sub>	V+ = 3.3 V, V <sub>S</sub> = 0 V, ± 1.8 V, I <sub>S</sub> = 80 mA	Room	-	0.390	0.600	Ω	
On-Resistance Match	ΔR <sub>ON</sub>		Full	-	0.470	0.800		
On-Resistance Flatness	R <sub>ON</sub> Flatness		Room	-	0.002	0.050		
Pull Down Resistance	R <sub>PD</sub>		Room	-	118	130		
		I = 80 mA, V <sub>SW</sub> = ± 1.8 V, V+ = 3 V	Full	-	130	150		
Switch Off Leakage Current	I <sub>NO(off)</sub>	V+ = 3.3 V, V <sub>NO</sub> = ± 2 V, V <sub>NC</sub> = ∓ 2 V	Room	-50	10	50	μA	
			Full	-50	11	50		
	I <sub>COM(off)</sub>	V+ = 3.3 V, V <sub>COM</sub> = ± 2 V, V <sub>NO</sub> or V <sub>NC</sub> = ∓ 2 V	Room	-100	31	100	μA	
		Full	-100	33	100			
Channel On Leakage Current	I <sub>COM(on)</sub>	V+ = 3.3 V, V <sub>COM</sub> = +2 V or -2 V	Room	-30	20	30	mA	
			Full	-30	21	30		
			Room	-100	31	100	μA	
			Full	-100	33	100		
<b>Digital Control</b>								
Input Voltage High	V <sub>INH</sub>	V+ = 2.3 V to 5.5 V	Full	1.2	-	-	V	
Input Voltage Low	V <sub>INL</sub>		Full	-	-	0.3		
Input Capacitance	C <sub>IN</sub>		Room	-	3	-	pF	
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V+ = 5 V, V <sub>IN</sub> = 0 or V+	Full	-1	0.02	1	μA	
<b>Dynamic Characteristics</b>								
Break-Before-Make Time <sup>e, d</sup>	t <sub>BBM</sub>	V+ = 2.7 V, V <sub>S</sub> = 1.5 V, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	Room	3	41	90	μs	
			Full	2	-	-		
Switch Turn-On Time <sup>e, d</sup>	t <sub>ON</sub>		Room	-	44	95		
			Full	-	51	95		
Switch Turn-Off Time <sup>e, d</sup>	t <sub>OFF</sub>		Room	-	0.72	1.5		
			Full	-	0.72	1.5		
Power ON Delay	T <sub>ON_DLY</sub>		Room	-	108	184		
			Full	-	134	213		
Switch On Rise Time	TR		Room	-	20	31		
			Full	-	24	35		
Charge Injection <sup>d</sup>	Q <sub>INJ</sub>	C <sub>L</sub> = 1 nF, R <sub>GEN</sub> = 0 Ω, V <sub>GEN</sub> = 0 V		-	18.9	-	pC	
Total Harmonic Distortion Plus Noise	THD+N	f = 1 kHz, V+ = 3 V, A-weighted filter, R <sub>L</sub> = 20 kΩ	Room	V <sub>SW</sub> = 2 V <sub>RMS</sub>	-	-106	-	dB
				V <sub>SW</sub> = 1.5 V <sub>RMS</sub>	-	-103	-	
				V <sub>SW</sub> = 1 V <sub>RMS</sub>	-	-101	-	
				V <sub>SW</sub> = 0.7 V <sub>RMS</sub>	-	-100	-	
		f = 1 kHz, V+ = 3.3 V, A-weighted filter, R <sub>L</sub> = 32 Ω		V <sub>SW</sub> = 1 V <sub>RMS</sub>	-	-111	-	
				V <sub>SW</sub> = 0.7 V <sub>RMS</sub>	-	-114	-	
				V <sub>SW</sub> = 0.5 V <sub>RMS</sub>	-	-113	-	
				V <sub>SW</sub> = 0.3 V <sub>RMS</sub>	-	-110	-	
Off-Isolation <sup>d</sup>	OIRR	V+ = 3.3 V, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 20 kHz, PSRR at 3.3 V		-	-106	-		
Crosstalk <sup>d</sup>	X <sub>TALK</sub>			-	-107	-		
Bandwidth <sup>d</sup>	BW	V+ = 3.3 V, R <sub>L</sub> = 50 Ω, -3 dB		-	290	-	MHz	
Channel-Off Capacitance <sup>d</sup>	C <sub>NC/NO(off)</sub>	V+ = 3.3 V, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF		-	30	-	pF	
Channel-On Capacitance <sup>d</sup>	C <sub>COM/NC/NO(on)</sub>			-	31	-		
<b>Power Supply</b>								
Power Supply Range	V+			2.3	-	5.5	V	
Power Supply Current	I+	V+ = 3.3 V, V <sub>IN</sub> = 0 V, or 1.8 V	Full	-	18	29	μA	
Power Supply Rejection Ratio	PSRR	R <sub>COM</sub> = 50 Ω, f = 1 kHz, V+ = 3.3 V	Room	-	-104	-	dB	
		R <sub>COM</sub> = 50 Ω, f = 217 Hz, V+ = 3.3 V	Room	-	-106	-		


**Notes**

- a. Room = 25 °C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, not subjected to production test.
- e. V<sub>IN</sub> = input voltage to perform proper function.
- f. Crosstalk measured between channels.
- g. When NC is off, NC is connected to the 100 Ω shunt resistor.


**TYPICAL CHARACTERISTICS** ( $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise noted)




**On-Resistance vs.  $V_D$  and Supply Voltage**




**Loss, Off-Isolation, Crosstalk vs. Audio Frequency**  
 **$V+ = 5.5\text{ V}$**




**On-Resistance vs. Analog Voltage and Temperature**



**Insertion Loss, Off-Isolation, Crosstalk vs. Frequency**




**Loss, Off-Isolation, Crosstalk vs. Audio Frequency**  
 **$V+ = 3.3\text{ V}$**




**THD+N vs. Frequency**


**TYPICAL CHARACTERISTICS** ( $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise noted)




**THD+N vs. Frequency**



**Switching Threshold vs. Supply Voltage**




**Switching Time vs. Temperature and Supply Voltage**




**Charge Injection vs. Analog Voltage**

TEST CIRCUITS




$C_L$  (includes fixture and stray capacitance)

$$V_{OUT} = V_{COM} \left( \frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch on  
Logic input waveforms inverted for switches that have the opposite logic sense.

Fig. 1 - Switching Time



$C_L$  (includes fixture and stray capacitance)








Fig. 2 - Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Fig. 3 - Charge Injection

**TEST CIRCUITS**

**Fig. 4 - Off-Isolation**

**Fig. 5 - Channel Off/On Capacitance**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?66780](http://www.vishay.com/ppg?66780).



## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.