

## Features

- Uses CRM(CQ) advanced SkyMOS2 technology
- Extremely low on-resistance  $R_{DS(on)}$
- Excellent  $Q_g \times R_{DS(on)}$  product(FOM)
- Qualified according to JEDEC criteria


## Product Summary

$V_{DS}$	100V
$R_{DS(on)}$	6.8mΩ
$I_D$	80A

## Applications

- Synchronous Rectification for AC/DC Quick Charger
- Battery management
- UPS (Uninterruptible Power Supplies)

**100% Avalanche Tested**



## Package Marking and Ordering Information

Part #	Marking	Package	Packing	Reel Size	Tape Width	Qty
CRST074N10L2	-	TO-220	Tube	N/A	N/A	50pcs

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain-source voltage	$V_{DS}$	100	V
Continuous drain current	$I_D$	120	A
$T_C = 25^\circ\text{C}$ (Silicon limit)		80	
$T_C = 25^\circ\text{C}$ (Package limit)		76	
$T_C = 100^\circ\text{C}$ (Silicon limit)			
Pulsed drain current ( $T_C = 25^\circ\text{C}$ , $t_p$ limited by $T_{jmax}$ )	$I_{D\text{ pulse}}$	320	A
Avalanche Current ( $L=0.5\text{mH}$ )	$I_{AS}$	21	A
Avalanche energy, single pulse ( $L=0.5\text{mH}$ , $R_g=25\Omega$ )	$E_{AS}$	110	mJ
Repetitive avalanche Current ( $L=0.5\text{mH}$ )*	$I_{AR}$	15	A
Repetitive avalanche ( $L=0.5\text{mH}$ )*	$E_{AR}$	56	mJ
Gate-Source voltage	$V_{GS}$	$\pm 20$	V
Power dissipation ( $T_C = 25^\circ\text{C}$ )	$P_{tot}$	227	W
Operating junction and storage temperature	$T_j, T_{stg}$	-55...+150	°C

\*Repetitive rating, pulse width limited by junction temperature  $T_J(\text{MAX})=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J = 25^\circ\text{C}$ .

**Thermal Resistance**

Parameter	Symbol	Max	Unit
Thermal resistance, junction – case.	R <sub>thJC</sub>	0.55	°C/W
Thermal resistance, junction – ambient(min. footprint)	R <sub>thJA</sub>	62	

**Electrical Characteristic (at T<sub>j</sub> = 25 °C, unless otherwise specified)**

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		

**Static Characteristic**

Drain-source breakdown voltage	BV <sub>DSS</sub>	100	115	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA
Gate threshold voltage	V <sub>GS(th)</sub>	1.4	1.8	2.2	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.05	1	μA	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V T <sub>j</sub> =25°C T <sub>j</sub> =125°C
Gate-source leakage current	I <sub>GSS</sub>	-	±10	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V
Drain-source on-state resistance	R <sub>DS(on)</sub>		6.8 10.2 8.3 15.6	8.2 12.8 10.0 19.5	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =50A T <sub>j</sub> =100°C V <sub>GS</sub> =4.5V, I <sub>D</sub> =50A T <sub>j</sub> =100°C
Transconductance	g <sub>f</sub>	-	115	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =50A

**Dynamic Characteristic**

Input Capacitance	C <sub>iss</sub>	1313	2626	3939	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =50V, f=1MHz
Output Capacitance	C <sub>oss</sub>	228.5	457	685.5		
Reverse Transfer Capacitance	C <sub>rss</sub>	19	38	76		
Gate Total Charge	Q <sub>G</sub>	-	44.5	66.8	nC	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =50A, f=1MHz
Gate-Source charge	Q <sub>gs</sub>	-	10.4	15.6		
Gate-Drain charge	Q <sub>gd</sub>	-	6.8	10.2		
Turn-on delay time	t <sub>d(on)</sub>	-	10.3	15.5		
Rise time	t <sub>r</sub>	-	62	93		
Turn-off delay time	t <sub>d(off)</sub>	-	30	45	ns	V <sub>GS</sub> =10V, V <sub>DD</sub> =50V, R <sub>G_ext</sub> =3.0Ω
Fall time	t <sub>f</sub>	-	98	147		

Gate resistance	$R_G$	0.6	1.1	1.7	$\Omega$	$V_{GS}=0V, V_{DS}=0V,$ $f=1MHz$
-----------------	-------	-----	-----	-----	----------	-------------------------------------

**Body Diode Characteristic**

<b>Parameter</b>	<b>Symbol</b>	<b>Value</b>			<b>Unit</b>	<b>Test Condition</b>
		<b>min.</b>	<b>typ.</b>	<b>max.</b>		
Body Diode Forward Voltage	$V_{SD}$	-	0.93	1.4	V	$V_{GS}=0V, I_{SD}=50A$
Body Diode Reverse Recovery Time	$t_{rr}$	-	64	128	ns	$I_F=50A,$ $dI/dt=100A/\mu s$
Body Diode Reverse Recovery Charge	$Q_{rr}$	-	101	202	nC	

## Typical Performance Characteristics

Fig 1: Output Characteristics




Fig 2: Transfer Characteristics




Fig 3: Rds(on) vs Drain Current and Gate Voltage




Fig 4: Rds(on) vs Gate Voltage




Fig 5: Rds(on) vs. Temperature




Fig 6: Capacitance Characteristics




Fig 7: Gate Charge Characteristics




Fig 8: Body-diode Forward Characteristics




Fig 9: Power Dissipation




Fig 10: Drain Current Derating




Fig 11: Safe Operating Area







Fig 12: Max. Transient Thermal Impedance





## Test Circuit & Waveform



Gate Charge Test Circuit &amp; Waveform





Resistive Switching Test Circuit &amp; Waveforms




Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms



Diode Recovery Test Circuit &amp; Waveforms



**Package Outline: TO-220-3L**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.30	4.80	0.169	0.189
A1	1.20	1.45	0.047	0.057
A2	2.20	2.90	0.087	0.114
b	0.69	0.95	0.027	0.037
b2	1.00	1.60	0.039	0.063
c	0.33	0.65	0.013	0.026
D	14.70	16.20	0.579	0.638
D1	8.59	9.65	0.338	0.380
D2	11.75	13.60	0.463	0.535
e	2.54 BSC.		0.100 BSC.	
E	9.60	10.60	0.378	0.417
E1	7.00	8.46	0.276	0.333
H1	6.20	7.00	0.244	0.276
L	12.60	14.80	0.496	0.583
L1	2.70	3.80	0.106	0.150
L2	12.13	16.50	0.478	0.650
Q	2.40	3.10	0.094	0.122
P	3.60	3.90	0.142	0.154

## Revision History

Revison	Date	Major changes
1.0	2018-02-09	Release of formal version.
1.3	2018-10-15	Dynamic Characteristic update SPEC
1.4	2018-10-25	Redefine the Φ in the Package Outline
2.0	2019-05-31	Supplement package outline info.

## Disclaimer

Unless otherwise specified in the datasheet, the product is designed and qualified as a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability, such as automotive, aviation/aerospace and life-support devices or systems.

Any and all semiconductor products have certain probability to fail or malfunction, which may result in personal injury, death or property damage. Customer are solely responsible for providing adequate safe measures when design their systems.

CRM(CQ) reserves the right to improve product design, function and reliability without notice.