M87C196KC/M87C196KD 16-BIT HIGH-PERFORMANCE CHMOS MICROCONTROLLERS WITH ON-CHIP EPROM

Special Environment M87C196KC—16 KBytes EPROM, 512 Bytes RAM M87C196KD—32 KBytes EPROM, 1024 Bytes RAM

- M87C196KC: 16 MHz Operation
- M87C196KD: 16 and 20 MHz Operation
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- 1.4 µs 16 x 16 Multiply (20 MHz)
- 1.75 µs 16 x 16 Multiply (16 MHz)
- 2.4 µs 32/16 Divide (20 MHz)
- 3.0 µs 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Available in 68-Lead PGA and 68-Lead Ceramic Quad Flatpack Packages

- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol
- Product Grades
 - SE1 (QML): -55°C to + 125°C
 SE2 (QML): -40°C to + 125°C (M87C196KD only)

The M87C196KC/KD 16-bit microcontroller is a high performance member of the MCS®-96 microcontroller family. The M87C196KC/KD is an enhanced M80C196KB device with on-chip RAM and EPROM. Intel's CHMOS III-E process provides a high performance processor along with low power consumption.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

For bus design information, configuration, and programming, please see the 8XC196KC/8XC196KD User's Manual (order #272238).

MCS®-96 is a registered trademark of Intel Corporation.

*Other brands and names are the property of their respective owners. Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata. COPYRIGHT © INTEL CORPORATION, 1996 February 1996 Order Number: 271116-005



Figure 1. M87C196KC/KD Block Diagram

PACKAGING

PGA	CQFP	Signal	PGA	COFP	Signal	PGA	CQFP	Signal
1	9	ACH7/P0.7	24	54	AD6/P3.6	47	31	P1.6/HLDA
2	8	ACH6/P0.6	25	53	AD7/P3.7	48	30	P1.5/BREQ
3	7	ACH2/P0.2	26	52	AD8/P4.0	49	29	HSO.1
4	6	ACH0/P0.0	27	51	AD9/P4.1	50	28	HSO.0
5	5	ACH1/P0.1	28	50	AD10/P4.2	51	27	HSO.5/HSI.3
6	4	ACH3/P0.3	29	49	AD11/P4.3	52	26	HSO.4/HSI.2
7	3	NMI	30	48	AD12/P4.4	53	25	HSI.1
8	2	EA	31	47	AD13/P4.5	54	24	HSI.0
9	1	Vcc	32	46	AD14/P4.6	55	23	P1.4/PWM2
10	68	V _{SS}	33	45	AD15/P4.7	56	22	P1.3/PWM1
11	67	XTAL1	34	44	T2OLK/P2.3	57	21	P1.2
12	66	XTAL2	35	43	READY	58	20	P1.1
13	65	CLKOUT	36	42	T2RST/P2.4/AINC	59	19	P1.0
14	64	BUSWIDTH	37	41	BHE/WRH	60	18	TXD/P2.0
15	63	INST	38	40	WR/WRL	61	17	RXD/P2.1
16	62	ALE/ADV	39	39	PWM0/P2.5	62	16	RESET
17	61	RD	40	38	T2CAPTURE/P2.7/PACT	63	15	EXTINT/P2.2
18	60	AD0/P3.0	41	37	VPP	64	14	V _{SS}
19	59	AD1/P3.1	42	36	Vss	65	13	VREF
20	58	AD2/P3.2	43	35	HS0.3	66	12	ANGND
21	57	AD3/P3.3	44	34	HS0.2	67	11	ACH4/P0.4
22	56	AD4/P3.4	45	33	T2UP-DN/P2.6	68	10	ACH5/P0.5
23	55	AD5/P3.5	46	32	P1.7/HOLD			

Figure 2. Pin Definitions

intel

PACKAGING

The M87C196KC/KD is available in a ceramic pin grid array, shown in Figure 3, and a leaded ceramic quad pack shown in Figure 4.



Figure 3. 68-Pin Grid Array Pinout





Figure 4. 68-Pin Ceramic Quad Flatpack

int_{el}.

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are three V _{SS} pins, all of which must be connected.
V _{REF}	Reference voltage for the A/D converter (5V). V_{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $V_{\mbox{SS}}.$
V _{PP}	Timing pin for the return from powerdown circuit. Connect this pin with a 1 μ F capacitor to V _{SS} and a 1 M Ω resistor to V _{CC} . If this function is not used V _{PP} may be tied to V _{CC} . This pin is the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is $\frac{1}{2}$ the oscillator frequency.
RESET	Reset input to the chip.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
ĒĀ	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip EPROM. EA equal to a TTL-low causes accesses to those locations to be directed to off-chip memory.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. $\overline{BHE} = 0$ selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only (A0 = 0, $\overline{BHE} = 1$), to the high byte only (A0 = 1, $\overline{BHE} = 0$), or both bytes (A0 = 0, $\overline{BHE} = 0$). If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location. $\overline{BHE}/\overline{WRH}$ is valid only during 16-bit external memory write cycles.

Preliminary



PIN DESCRIPTIONS (Continued)

Symbol	Name and Function			
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.			
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3 Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.			
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.			
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.			
Port 1	8-bit quasi-bidirectional I/O port.			
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the M87C196KC.			
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.			
HOLD	Bus Hold input requesting control of the bus.			
HLDA	Bus Hold acknowledge output indicating release of the bus.			
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.			

Preliminary

M87C196KC/M87C196KD

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Case Temperature

Under Bias
Storage Temperature65°C to +150°C
Voltage On Any Pin to $V_{SS},\ldots,-0.5V$ to $+7.0V$
Power Dissipation

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Мах	Units
T _C (SE1)	Case Temperature (Instant On)	-55	+ 125	°C
T _C (SE2)	Case Temperature (Instant On)	-40	+ 125	°C
Vcc	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V
Fosc	Oscillator Frequency	3.5	16	MHz
Fosc	Oscillator Frequency (M87C196KD-20 only)	3.5	20	MHz

NOTE:

ANGND and VSS should be nominally at the same potential.

DC Characteristics (Over Specified Operating Conditions)

Symbol	Description	Min	Max	Units	Test Conditions
∨ _{IL}	Input Low Voltage	-0.5	0.8	v	
VIH	Input High Voltage (Note 1)	0.2 V _{CC} + 1.0	Vcc	v	
V _{IH1}	Input High Voltage on XTAL 1, EA	0.7 V _{CC}	Vcc	v	
V _{IH2}	Input High Voltage on RESET	2.32	Vcc	V	
Vol	Output Low Voltage		0.3 0.45 1 .5	V V V	$I_{OL} = 200 \ \mu A$ $I_{OL} = 2.8 \ m A$ $I_{OL} = 7 \ m A$
V _{OL1}	Output Low Voltage in RESET on P2.5 (Note 2)		0.8	v	$I_{OL} = +0.4 \text{ mA}$

NOTES:

1. All pins except RESET, XTAL1 and EA.

2. Violating these specifications in Reset may cause the part to enter test modes.



Symbol	Description	Min	Мах	Units	Test Conditions
V _{OH}	Output High Voltage (Standard Outputs)	$\begin{array}{c} V_{CC}=0.3\\ V_{CC}=0.7\\ V_{CC}=1.5 \end{array}$		V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7 \ m A$
VOH1	Output High Voltage (Quasi-bidirectional Outputs)	$\begin{array}{l} V_{CC} = 0.3 \\ V_{CC} = 0.7 \\ V_{CC} = 1.5 \end{array}$		V V V	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA
VOH2	Output High Voltage in RESET on P2.0 (Note 7)	2.0		v	$I_{OH} = -0.8 \text{ mA}$
lu	Input Leakage Current (Std. Inputs)		± 10	μΑ	$0 < V_{IN} < V_{CC} - 0.3V$
lun	Input Leakage Current (Port 0)		±3	μΑ	$0 < V_{IN} < V_{REF}$
ITL	1 to 0 Transition Current (QBD Pins)		-650	μA	$V_{IN} = 2.0V$
liL.	Logical 0 Input Current (QBD Pins)		-70	μA	$V_{IN} = 0.45V$
Iн	Logical 1 Input Current (NMI Pin)		250	μA	$V_{IN} = V_{CC} - 0.3V$
lcc	Active Mode Current in Reset		75 93	mA mA	XTAL1 = 16 MHz XTAL1 = 20 MHz
REF	A/D Converter Reference Current		5	mA	$V_{\rm CC} = V_{\rm PP} = V_{\rm REF} = 5.5 V$
	Idle Mode Current		30	mA	
{PD}	Powerdown Mode Current		70	μA	$V{\rm CC} = V_{\rm PP} = V_{\rm REF} = 5.5 V$
R _{RST}	Reset Pullup Resistor	6K	65K	Ω	$V_{\rm CC} = 5.5 V, V_{\rm IN} = 4.0 V$
Cs	Pin Capacitance (Any Pin to V_{SS})		10	pF	

DC Characteristics (Over Specified Operating Conditions) (Continued)

NOTES:

(Notes apply to all specifications)

1. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.

Clobb (clobs)-bioinectional pins include Port 1, P2.5 and P2.7.
 Standard Outputs include AD0–15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0, and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
 Standard Inputs include HSI pins, READY, BUSWIDTH, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3, and T2RST/P2.4.

4. Maximum current per pin must be externally limited to the following values if VoL is held above 0.45V or VoH is held below $V_{CC} = 0.7V$: I_{OL} on Output pins: 10 mA I_{OH} on quasi-bidirectional pins: self limiting

IOH on Standard Output pins: 10 mA

5. Maximum current per bus pin (data and control) during normal operation is \pm 3.2 mA.

		following total current limits apply:
Port 1, P2.6	I _{OL} : 29 mA	I _{OH} is self limiting

	FULLI, FZ.0	10[. 20 11/5	IOH is sen minung
	HSO, P2.0, RXD, RESET	l _{OL} : 29 mA	I _{OH} : 26 mA
	P2.5, P2.7, WR, BHE	IOL: 13 mA	I _{OH} : 11 mA
	AD0-AD15	loi: 52 mA	I _{OH} : 52 mA
	RD, ALE, INST-CLKOUT	Ioi: 13 mA	I _{ОН} : 13 mA
_			

7. Violating these specifications in Reset may cause the part to enter test modes.

intel



Figure 5. I_{CC} and I_{IDLE} vs Frequency

AC Characteristics

For use over specified operating conditions.

The system must meet these	specifications to work with	the M87C196KC/KD:

Symbol	Description	Min	Max	Units	Notes
T _{AVYV}	Address Valid to READY Setup		2 T _{OSC} - 75	ns	
T _{LLYV}	ALE Low to READY Setup		T _{OSC} - 75	ns	
TYLYH	Non READY Time	No up	per limit	ns	
T _{CLYX}	READY Hold after CLKOUT Low	0	$T_{ m OSC} - 30$	ns	(Note 1)
T _{LLYX}	READY Hold after ALE Low	$T_{OSC} = 15$	2 T _{OSC} - 40	ns	(Note 1)
T _{AVGV}	Address Valid to Buswidth Setup		2 T _{OSC} - 75	ns	
TLLGV	ALE Low to Buswidth Setup		T _{OSC} - 65	ns	
T _{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
TAVDV	Address Valid to Input Data Valid		3 T _{OSC} — 55	ns	(Note 2)
T _{RLDV}	RD Active to Input Data Valid		$T_{ m OSC}-26$	ns	(Note 2)
T _{CLDV}	CLKOUT Low to Input Data Valid		$T_{ m OSC}-50$	ns	
T _{RHDZ}	End of RD to Input Data Float		T _{OSC} – 5	ns	
T _{RXDX}	Data Hold after RD Inactive	0		ns	

NOTES: 1. If max is exceeded, additional wait states will occur.

2. If wait states are used, add 2 T_{OSC} * N, where N = number of wait states. 3. Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F_{OSC} = 16 MHz.



AC Characteristics (Continued)

For user over specified operating conditions.

The M87C196KC/KD will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F _{XTAL}	Frequency on XTAL1	3.5 3.5	16 20	MHz MHz	KC/KD-16 KD-20
T _{OSC}	1/F _{XTAL}	62.5 50	286 286	ns ns	KC/KD-16 KD-20
т _{хнсн}	XTAL1 High to CLKOUT High or Low	10	110	ns	
TCLCL	CLKOUT Cycle Time	2 T	osc	ns	
TCHCL	CLKOUT High Period	$T_{OSC} = 10$	T _{OSC} +20	ns	
TCLLH	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
T _{LLCH}	ALE Falling Edge to CLKOUT Rising	-29	+ 15	ns	
T _{LHLH}	ALE Cycle Time	4 T	osc	ns	(Note 3)
T _{LHLL}	ALE High Period	$T_{OSC} = 10$	T _{OSC} +15	ns	
T _{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 15$			
T _{LLAX}	Address Hold after ALE Falling Edge	$T_{ m OSC} - 49$		ns	
T _{LLRL}	ALE Falling Edge to RD Falling Edge	T _{OSC} - 36		ns	
T _{RLCL}	RD Low to CLKOUT Falling Edge	0	30	ns	
T _{RLRH}	RD Low Period	$T_{OSC} - 5$		ns	(Note 3)
T _{RHLH}	RD Rising Edge to ALE Rising Edge	T _{OSC}	T _{OSC} + 25	ns	(Note 1)
T _{RLAZ}	RD Low to Address Float		15 30	ns ns	KC-16 KD-16/20
T _{LLWL}	ALE Falling Edge to WR Falling Edge	$T_{OSC} - 10$		ns	
T _{CLWL}	CLKOUT Low to WR Falling Edge	0	25	ns	
T _{QVWH}	Data Stable to WR Rising Edge	T _{OSC} - 23			
тснин	CLKOUT High to WR Rising Edge	-10	15	ns	
T _{WLWH}	WR Low Period	$T_{OSC} - 30$		ns	(Note 3)
TWHQX	Data Hold after WR Rising Edge	$T_{OSC} - 30$		ns	
T _{WHLH}	WR Rising Edge to ALE Rising Edge	T _{OSC} - 10	T _{OSC} + 15	ns	(Note 1)
T _{WHBX}	BHE, INST after WR Rising Edge	$T_{OSC} - 10$		ns	
T _{WHAX}	AD8-15 HOLD after WR Rising	$T_{OSC} - 50$		ns	(Note 2)
T _{RHBX}	BHE, INST after RD Rising Edge	T _{OSC} - 10		ns	
T _{RHAX}	AD8-15 HOLD after RD Rising	T _{OSC} - 25		ns	(Note 2)

NOTES:

Assuming back-to-back bus cycles.
 8-Bit bus only.
 If wait states are used, add 2 T_{OSC} * N, where N = number of wait states.
 Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F_{OSC} = 16 MHz.

intel



Figure 6. System Bus Timings





Figure 7. READY Timings (One Waitstate)



Figure 8. Buswidth Timings

int_{el}.

HOLD/HLDA Timings

Symbol	Description	Min	Max	Units	Notes
T _{HVCH}	HOLD Setup	55		ns	(Note 1)
T _{CLHAL}	CLKOUT Low to HLDA Low	- 15	15	ńs	
T _{CLBRL}	CLKOUT Low to BREQ Low	- 15	15	ńs	
T _{HALAZ}	HLDA Low to Address Float		10	ns	
T _{HALBZ}	HLDA Low to BHE, INST, RD, WR Weakly Driven		15	ns	
T _{CLHAH}	CLKOUT Low to HLDA High	- 15	15	ńs	
T _{CLBRH}	CLKOUT Low to BREQ High	- 15	15	ns	
Т _{НАНАХ}	HLDA High to Address No Longer Float	- 15		ns	
THAHBV	HLDA High to BHE, INST, RD, WR Valid	- 10		ns	
T _{CLLH}	CLKOUT Low to ALE High	-5	15	ńs	

NOTE:

1. To guarantee recognition at next clock.

DC SPECIFICATIONS IN HOLD

	Min	Мах	Units
Weak Pullups on ADV, RD, WR, WRL, BHE	50K	250K	$V_{CC} = 5.5 \text{V}, V_{\text{IN}} = 0.45 \text{V}$
Weak Pulldowns on ALE, INST	1 0K	50K	$V_{CC}=5.5V, V_{\text{IN}}=2.4$



Figure 9. HOLD/HLDA Timings



EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units	Notes
1/T _{XLXL}	Oscillator Frequency	3.5 3.5	16.0 20.0	MHz MHz	KC/KD-16 KD-20
T _{XLXL}	Oscillator Frequency	62.5 50	286 286	ns	KC/KD-16 KD-20
T _{XHXX}	High Time	22 17		ns ns	KC/KD-16 KD-20
T _{XLXX}	Low Time	22 17		ns ns	KC/KD-16 KD-20
T _{XLXH}	Rise Time		10	ns	
T _{XHXL}	Fall Time		10	ns	









Figure 12. Float Waveforms

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Cond	ditions:	Signa	als:
н—	High	A—	Addres
L—	Low	В—	BHE
V—	Valid	с—	CLKOU
X—	No Longer Valid	D	DATA
Z—	Floating	G—	Buswic
		н—	HOLD
		HA—	HLDA

Signals: A— Address B— BHE				
۹—	Address			
3—	BHE			
)—	CLKOUT			
)—	DATA			
<u> </u>	Buswidth			
I —	HOLD			

L—	ALE/ADV
BR—	BREQ
R—	RD

- W- WR/WRH/WRL
- X— XTAL1
- Y- READY
- Q- Data Out



AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

Symbol	Parameter	Min	Мах	Units
T _{XLXL}	Serial Port Clock Period (BRR \geq 8002H)	6 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR \geq 8002H)	4 T _{OSC} ±50		ns
T _{XLXL}	Serial Port Clock Period (BRR = 8001H)	4 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T _{OSC} ±50		ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	$2 T_{ m OSC} - 50$		ns
T _{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{OSC} - 50		ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge		2 T _{OSC} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	T _{OSC} +50		ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		1 T _{OSC}	ns

SERIAL PORT TIMING-SHIFT REGISTER MODE

WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE



Figure 13. Serial Port Waveform—Shift Register Mode

THERMAL CHARACTERISTICS

	M87C1	96KC	M87C196KD		
Package Type	θ _{ja}	θ _{jc}	θ _{ja}	θjc	
PGA	29.5°C/W	6°C/W	29°C/W	4°C/W	
CQFP	30°C/W	9.5°C/W	30°C/W	11°C/W	

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.



EPROM SPECIFICATIONS

AC EPROM Programming Characteristics

Operating Conditions: Load Capacitance = 150 pF, $T_A = +25^{\circ}C \pm 5^{\circ}C$, V_{CC} , $V_{REF} = 5V$, V_{SS} , ANGND = 0V, $V_{PP} = 12.50V \pm 0.25V$, EA = 12.50V $\pm 0.25V$

Symbol	Description	Min	Мах	Units
T _{SHLL}	Reset High to First PALE Low	1100		T _{OSC}
TLLLH	PALE Pulse Width	50		TOSC
TAVLL	Address Setup Time	0		Tosc
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{PLDV}	PROG Low to Word Dump Valid		50	TOSC
T _{PHDX}	Word Dump Data Hold		50	TOSC
T _{DVPL}	Data Setup Time	0		TOSC
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{PLPH} (2)	PROG Pulse Width	50		T _{OSC}
TPHLL	PROG High to Next PALE Low	220		T _{OSC}
TLHPL	PALE High to PROG Low	220		T _{OSC}
T _{PHPL}	PROG High to Next PROG Low	220		T _{OSC}
T _{PHIL}	PROG High to AINC Low	0		T _{OSC}
TILIH	AINC Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after AINC Low	50		T _{OSC}
T _{ILPL}	AINC Low to PROG Low	170		T _{OSC}
T _{PHVL}	PROG High to PVER Valid		220	T _{OSC}

NOTES:

1. Run Time Programming is done with Fosc = 6.0 MHz to 12.0 MHz, V_{REF} = 5V ±0.50V. T_A = +25°C to ±5°C and V_{PP} = 12.50V.

2. This specification is for the Word Dump Mode. For programming pulses, use 300 T_{OSC} + 100 μ s.

DC EPROM Programming Characteristics

Symbol	Description	Min	Мах	Units
_{PP}	VPP Supply Current (When Programming)		100	mA

NOTE:

Vpp must be within 1V of V_{CC} while V_{CC} < 4.5V. Vpp must not have a low impedance path to ground of V_{SS} while V_{CC} > 4.5V.

M87C196KC/M87C196KD

Erasing the M87C196KC/KD EPROM

Initially, and after each erasure, all bits of the M87C196KC/KD are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The erasure characteristics of the M87C196KC/KD are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 Å range. Constant exposure to room level fluorescent lighting could erase the typical M87C196KC/KD in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M87C196KC/KD is to be exposed to light for extended periods of time, opaque labels must be placed over the EPROM's window to prevent unintentional erasure.

The recommended erasure procedure for the M87C196KC/KD is exposure to shortwave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e., UV intensity \sim exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 35 to 60 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The M87C196KC/KD should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an M87C196KC/KD can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 μ W/cm²). Exposure of the M87C196KC/KD to high intensity UV light for long periods may cause permanent damage.



EPROM PROGRAMMING WAVEFORMS

Figure 14. Slave Programming Mode Data Program Mode with Single Program Pulse





Figure 15. Slave Programming Mode in Word Dump with Auto Increment



Figure 16. Slave Programming Mode Timing in Data Program with Repeated Prog Pulse and Auto Increment

M87C196KC/M87C196KD

10-BIT A/D CHARACTERISTICS

The speed of the A/D converter in the 10-bit mode can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 6 MHz. The conversion times with the prescaler turned on or off is shown in the table below. The AD_TIME register has not been characterized for the 10-bit mode.

The converter is ratiometric, so the absolute accuracy is dependent on the accuracy and stability of $V_{REF}.$ V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

A/D CONVERTER SPECIFICATIONS

The specifications given below assume adherence to the Operating Conditions section of this data sheet. Testing is performed with $V_{\text{REF}} = 5.12V$.

Clock Prescaler On IOC2.4 = 0	Clock Prescaler Off IOC2.4 $=$ 1
156.5 States	89.5 States
19.5 μs @ 16 MHz	29.8 μs @ 6 MHz

Parameter	Typical ⁽³⁾	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±8	LSBs	
Full Scale Error	±3			LSBs	
Zero Offset Error	±3			LSBs	
Non-Linearity		0	±8	LSBs	
Differential Non-Linearity Error		>-1	+2	LSBs	
Channel-to-Channel Matching		0	± 1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	
Off Isolation		-60		dB	1, 2
Feedthrough	-60			dB	1
V _{CC} Power Supply Rejection	-60			dB	1
Input Resistance		750	1.2K	Ω	
DC Input Leakage		0	3.0	μΑ	
Sample Time: Prescaler On Prescaler Off	16 8			States States	
Input Capacitance	3			pF	

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV.

1. DC to 100 KHz.

2. Multiplexer Break-Before-Make Guaranteed.

3. Typical values are expected for most devices at 25°C.



Convert Time

56 States

A6H in AD_TIME 9.8 μs @ 16 MHz

8-BIT MODE A/D CHARACTERISTICS

The 8-bit mode trades off resolution for a faster conversion time. The AD_TIME register must be used when performing an 8-bit conversion.

The following specifications are tested @ 16 MHz with OA6H in AD_TIME.

Parameter	Typical	Minimum	Maximum	Units*	Notes
Resolution		256	256	Levels	
		8	8	Bits	
Absolute Error		0	±2	LSBs	
Full Scale Error	±1			LSBs	
Zero Offset Error	±2			LSBs	
Non-Linearity		0	±2	LSBs	
Differential Non-Linearity Error		>-1	+ 1	LSBs	
Channel-to-Channel Matching			±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients:					
Offset	0.003			LSB/°C	
Full Scale	0.003			LSB/°C	
Differential Non-Linearity	0.003			LSB/°C	

Sample Time

20 States

NOTES:

*An "LSB", as used here, has a value of approximately 20 mV. 1. Typical values are expected for most devices at 25°C.

M87C196KC DESIGN INFORMATION

M87C196KC Enhanced Feature Set over the M80C196KB

- The M87C196KC has twice the RAM of the M80C196KB and 16 Kbytes of EPROM. Also, a Vertical Register Windowing Scheme allows the extra 256 bytes of RAM to be used as registers. This greatly reduces the context switching time.
- Peripheral Transaction Server (PTS). The PTS is an alternative way to service an interrupt, reducing latency and overhead. Each interrupt can be mapped to its PTS channel, which acts like a DMA channel. Each interrupt can now do a single or block transfer, without executing an interupt service routine. Special PTS modes exist for the A/D converter, HSI, and HSO.
- Two extra Pluse Width Modulated outputs. The M87C196KC has added 2 PWM outputs that are functionally compatible to the 80C196KB PWM.
- 4. Timer2 Internal Clocking. Timer2 can now be clocked with an internal source, every 1 or 8 state times.
- 5. The A/D can now perform an 8- as well as a 10-bit conversion. This trades off resolution for a faster conversion time.
- 6. Additional On-chip Memory Security. Two UPROM (Uneraseable Programmable Read Only Memory) bits can be programmed to disable the bus controller for external code and data fetches. Once programmed, a UPROM bit cannot be erased. By shutting off the bus controller for external fetches, no one can try and gain access to your code by executing from external memory.
- New Instructions. The M87C196KC has 5 new instructions. An exchange (XCHB/XCHW) instruction swaps two memory locations, an Interruptable Block Move Instruction (BMOVI), a Table Indirect Jump (TIJMP) instruction, and two instructions for enabling and disabling the PTS (EPTS/DPTS).

M80C196KB TO M87C196KC DESIGN CONSIDERATIONS

- Memory Map. The M87C196KC has 512 bytes of RAM/SFRs and 16K of EPROM. The extra 256 bytes of RAM will reside in locations 100H-1FFH and the extra 8K of EPROM will reside in locations 4000H-5FFFH. These locations are external memory on the M80C196KB.
- 2. EPROM programming. The M87C196KC has a different programming algorithm to support 16K of on-board memory.
- ONCE Mode Entry. The ONCE mode is entered on the M87C196KC by driving the TXD pin low on the rising edge of RESET. The TXD pin is held high by a pullup that is specified at 1.4 mA and remain at 2.0V. This Pullup must not be overridden or the M87C196KC will enter the ONCE mode.
- 4. During the bus HOLD state, the M87C196KC weakly holds RD, WR, ALE, BHE and INST in their inactive states. The 80C196KB only holds ALE in its inactive state.

- A RESET pulse from the M87C196KC is 16 states rather than 4 states as on the 80C196KB (i.e., a watchdog timer overflow). This provides a longer RESET pulse for other devices in the system.
- 6. The CDE pin on the KB has become a V_{SS} pin on the KC to support 16 MHz operation.

M87C196KC ERRATA

- Missed EXTINT on P0.7. The 80C196KC20 could possibly miss an EXTINT on P0.7. See faxback #2049.
- HIS_MODE divide-by-eight. See Faxback #2192.
- 3. IPD hump.
 - See Faxback #2311.



M87C196KD DESIGN INFORMATION

M87C196KD Enhancements over the M87C196KC

The M87C196KD is an enhanced, pin-for-pin compatible upgrade to the M87C196KC. The M87C196KD offers the same functionality, packages, and pin-outs as the M87C196KC with twice the on-chip EPROM and register RAM.

1. Doubling the on-chip EPROM to 32 KBytes allows for larger on-chip programs.

2. Doubling the on-chip RAM to 1000 bytes allows for faster and more optimized code execution.

M87C196KC TO M87C196KD DESIGN CONSIDERATIONS

Due to the added memory, a few memory-specific functions have been modified on the M87C196KD.

- The AC characteristic RD Low to Address Float (T_{RLAZ}) maximum has been increased from 15 ns on the M87C196KC to 30 ns on the M87C196KD.
- The memory map is expanded to accommodate the additional memory. Because the added memory resides in memory locations that were always external to the M87C196KC, M87C196KC code may have to be modified to run on the M87C196KD.
- 3. The vertical windowing map is extended to allow all 1000 bytes of register RAM to be windowed into the lower register file.
- The M87C196KD has a different autoprogramming algorithm to support 32 KBytes of on-chip EPROM.

Preliminary

NEW M87C196KC/KD FEATURE

A CLKOUT disable bit has been added to the IOC3 SFR. This can be used to reduce noise in systems that do not require the CLKOUT signal. Figure 17 indicates the placement of the new bit.





DATASHEET REVISION HISTORY

The changes made since the October 1992 revision of the M87C196KC datasheet (271116-004) are as follows:

- 1. Added M87C196KD information.
- 2. Deleted the memory map figure.*
- 3. Deleted the horizontal windowing figure.*
- 4. Deleted the SFR bit summaries.*
- 5. Added the new CLKOUT disable feature.
- 6. Modified the $V_{\mbox{\rm IH2}}$ and $I_{\mbox{\rm CC}}$ DC specifications.
- 7. Modified the T_{LLYV}, T_{LLGV}, T_{RLDV}, T_{RHDZ}, T_{LLCH}, T_{LHLL}, T_{LLAX}, T_{LLRL}, T_{RLAZ}, and T_{WHQX} AC specifications.
- 8. Modified the T_{HALBZ} and T_{HAHAX} HOLD/HLDA specifications.
- 9. Added the package thermal characteristics.

*See the 87C196KC/KD User's Manual (order #272238) for this information.