		OF REVISION (NOR) AS BEEN AUTHORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 96-10-29	Form Approved OMB No. 0704-0188
					2. PROCURING ACTIVITY NO.
Istimate or any of leadquarters Set Office of Manager PLEASE DO NO SSUING CONTE	Since aspect of this conection of informa- synices, Directorate for Information Op- sment and Budget, Paperwork Reduct IT RETURN YOUR COMPLETED FO RACTING OFFICER FOR THE CONT	to average 2 hours per response, including the tir ind completing and reviewing the collection of infi- ation, including suggestions for reducing this bun stations and Reports, 1215 Jefferson Davis High ion Project (0704-0188), Washington, DC 20503, RM TO EITHER OF THESE ADDRESSED, RET RACT/ PROCURING ACTIVITY NUMBER LIST	way, Suite 1204, Arlington, TURN COMPLETED FORN ED IN ITEM 2 OF THIS FO	VA 22202-4302, and to the ITO THE GOVERNMENT RM.	3. DODAAC
4. ORIGINAT		b. ADDRESS (Street, City, State, Zi Defense Supply Center Columbus	p Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R043-97
a. TYPED NA Last)	AME (First, Middle Initial,	3990 East Broad St. Columbus, OH 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-90692
). TITLE OF	DOCUMENT RCUIT, DIGITAL, CMOS, 16-E	L BIT MICROCONTROLLER WITH ON	10. REVISION LET	TER	11. ECP NO.
CHIP EPRON	HIP EPROM, MONOLITHIC SILICON		a. CURRENT B	b. NEW C	- N/A
12. CONFIGU	URATION ITEM (OR SYSTE	M) TO WHICH ECP APPLIES	L		
3. DESCRIF	PTION OF REVISION		<u></u>	· · · · · · · · · · · · · · · · · · ·	
Rev					
Sheet 16: (-	ol A from: 0.80 min inches, 0.106 max to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C"	ax inches, 2.91 min n 1ax inches, 23.75 mir	nillimeters, 3.68 max m n millimeters	imeters illimeters
Sheet 16: (Change dimensions of Symb	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C"	ax inches, 2.91 min n 1ax inches, 23.75 mir	nillimeters, 3.68 max m n millimeters	imeters
Sheet 16: (Change dimensions of Symb Change status of revision lev CTION FOR GOVERNMENT	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C"	ax inches, 2.91 min n nax inches, 23.75 min ax inches, 23.52 min	nillimeters, 3.68 max m n millimeters n millimeters	imeters
Sheet 16: (Change dimensions of Symb Change status of revision lev CTION FOR GOVERNMENT X (1) Existing docur	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C"	ax inches, 2.91 min n nax inches, 23.75 min ax inches, 23.52 min	nillimeters, 3.68 max m n millimeters n millimeters	imeters illimeters
Sheet 16: (Change dimensions of Symb Change status of revision lev CTION FOR GOVERNMENT X (1) Existing docur (2) Revised docur	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C" USE ONLY nent supplemented by the NOR may b	ax inches, 2.91 min n nax inches, 23.75 min ax inches, 23.52 min oe used in manufactu cturer may incorpora	nillimeters, 3.68 max m n millimeters n millimeters n millimeters n millimeters	imeters
Sheet 16: (4. THIS SEC . (X one)	Change dimensions of Symb Change status of revision lev CTION FOR GOVERNMENT X (1) Existing docur (2) Revised docur (3) Custodian of r AUTHORIZED TO APPROV	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C" USE ONLY nent supplemented by the NOR may t ment must be received before manufa	ax inches, 2.91 min n hax inches, 23.75 mir ax inches, 23.52 min be used in manufactu cturer may incorpora vision and furnish rev c. TYPED NAME (nillimeters, 3.68 max m n millimeters millimeters neters te this change. vised document. <i>First, Middle Initial, Las</i>	illimeters
Sheet 16: (4. THIS SEC (X one) ACTIVITY DSCC-VAC	Change dimensions of Symb Change status of revision lev CTION FOR GOVERNMENT X (1) Existing docur (2) Revised docur (3) Custodian of r AUTHORIZED TO APPROV	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C" USE ONLY nent supplemented by the NOR may to ment must be received before manufa naster document shall make above re TE CHANGE FOR GOVERNMENT	ax inches, 2.91 min n nax inches, 23.75 mir ax inches, 23.52 min be used in manufactu cturer may incorpora	nillimeters, 3.68 max m n millimeters millimeters neters te this change. vised document. <i>First, Middle Initial, Las</i>	illimeters
Sheet 16: (4. THIS SEC (<i>X one</i>) 0. ACTIVITY DSCC-VAC 1. TITLE	Change dimensions of Symb Change status of revision lev CTION FOR GOVERNMENT X (1) Existing docur (2) Revised docur (3) Custodian of r AUTHORIZED TO APPROV C	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C" USE ONLY nent supplemented by the NOR may t ment must be received before manufa naster document shall make above re	ax inches, 2.91 min n nax inches, 23.75 mir ax inches, 23.52 min be used in manufactu cturer may incorpora vision and furnish rev c. TYPED NAME (Monica L. Poelki	nillimeters, 3.68 max m n millimeters millimeters neters te this change. vised document. <i>First, Middle Initial, Las</i>	illimeters
Sheet 16: (4. THIS SEC . (X one) . ACTIVITY DSCC-VAC . TITLE Chief, Cust	Change dimensions of Symb Change status of revision lev CTION FOR GOVERNMENT X (1) Existing docur (2) Revised docur (3) Custodian of r AUTHORIZED TO APPROV	to: 0.115 min inches, 0.145 ma ol D1 from: 0.935 min inches, 0.424 m to: 0.926 min inches, 0.970 m el to "C" USE ONLY ment supplemented by the NOR may to ment must be received before manufa- master document shall make above re E CHANGE FOR GOVERNMENT E CHANGE FOR GOVERNMENT e. SIGNATURE Monica L. Poelkin	ax inches, 2.91 min n nax inches, 23.75 mir ax inches, 23.52 min be used in manufactu cturer may incorpora vision and furnish rev c. TYPED NAME (Monica L. Poelki	nillimeters, 3.68 max m n millimeters millimeters nure. te this change. vised document. <i>First, Middle Initial, Las</i>	t) f. DATE SIGNED (YYMMDD)

DD Form 1695, APR 92

.

)

Previous editions are obsolete.

____ _____

LTR DESCRIPTION DATE (WM.c-Da) APPROVED A Add device types 02 and 03. Editorial changes 95-03-29 Thomas M Hess B Add device type 04. Editorial changes 96-02-07 Thomas M Hess B Add device type 04. Editorial changes 96-02-07 Thomas M Hess SHEET Important Important Important Important REV B B B B B B B Important REV B </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>f</th> <th>REVIS</th> <th>IONS</th> <th></th>									f	REVIS	IONS										
B Add davice type 04. Editorial changes 96-02-07 Thomas M Hess REV Add davice type 04. Editorial changes 96-02-07 Thomas M Hess REV B B B B B B B B SHEET I I I I I I I REV B B B B B B B B SHEET 15 16 17 18 19 20 21 22 23 24 25 26 27 28 33 34 REV STATUS REV B </td <td>LTR</td> <td>T</td> <td></td> <td colspan="7">DESCRIPTION</td> <td>D,</td> <td></td> <td>R-MO-</td> <td>DA)</td> <td></td> <td>APPF</td> <td>ROVE</td> <td>)</td>	LTR	T		DESCRIPTION							D,		R-MO-	DA)		APPF	ROVE)			
B B	A	Add thr	l dev ough	vice Nout.	type	s 02	and	03.	Ed	itor	ial d	chang	jes	95-03-29)	Thomas M. Hess			
REV I <thi< th=""> I I <t< td=""><td>В</td><td>Add thr</td><td>l dev ough</td><td>vice Nout.</td><td>type</td><td>04.</td><td>Ed</td><td>itor</td><td>ial (</td><td>chang</td><td>ges</td><td></td><td></td><td></td><td>96-0</td><td>)2-07</td><td>7</td><td>Thor</td><td>nas M.</td><td>Hess</td><td></td></t<></thi<>	В	Add thr	l dev ough	vice Nout.	type	04.	Ed	itor	ial (chang	ges				96-0)2-07	7	Thor	nas M.	Hess	
SHEET I <thi< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>• .</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></thi<>									• .												
SHEET I <thi< td=""><td>REV</td><td></td><td>1</td><td></td><td>[</td><td></td><td>I</td><td>1</td><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><u> </u></td><td>1</td><td></td><td></td></thi<>	REV		1		[I	1		1								<u> </u>	1		
REV B D<		-																			
REV STATUS OF SHEETS REV B	· · · · •	В	В	В	В	В	в	В	в	в	В	В	В	В	В	В	В	в	в	В	В
OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Christopher A. Rauch PREPARED BY Christopher A. Rauch DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DEFENSE ELECTRONICS SUPPLY CENTER STANDARD MICROCIRCUIT DRAWING CHECKED BY Tim Noh CHECKED BY Tim Noh MICROCIRCUIT, DIGITAL, CMOS, 16-BIT MICROCONTROLLER WITH ON CHIP EPROM, MONOLITHIC SILICON MICROCONTROLLER WITH ON CHIP EPROM, MONOLITHIC SILICON APPROVED BY Monica L. Poelking DRAWING APPROVAL DATE 91-11-18 SIZE CAGE CODE 67268 5962-90692		15	16	17	18	19		21	22	23	24		26	27	28	29	30	31	32	33	34
SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Christopher A. Rauch PREPARED BY Christopher A. Rauch DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 STANDARD MICROCIRCUIT DRAWING CHECKED BY Tim Noh CHECKED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, CMOS, 16-BIT MICROCONTROLLER WITH ON CHIP EPROM, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 91-11-18 SIZE CAGE CODE 67268 5962-90692 AMSC N/A REVISION LEVEL B A 67268 5962-90692			1	1	RE	ـــــــــــــــــــــــــــــــــــــ	1	В	в	В	В	B	В	В	В	В	. В	В	В	В	В
PMIC N/A Christopher A. Rauch DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 STANDARD MICROCIRCUIT DRAWING CHECKED BY Tim Noh CHECKED BY Tim Noh THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, CMOS, 16-BIT MICROCONTROLLER WITH ON CHIP EPROM, MONOLITHIC SILICON AMSC N/A REVISION LEVEL SIZE CAGE CODE 67268 5962-90692	OF SHEET	S			SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A B CHECKED BY MICROCIRCUIT, DIGITAL, CMOS, 16-BIT MICROCONTROLLER WITH ON CHIP EPROM, MONOLITHIC SILICON	PMIC N/A							auch				DI	EFEN						ENTE	R	
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Monica L. Poelking IMICROCONTROLLER WITH ON CHIP EPROM, MONOLITHIC SILICON AMSC N/A DRAWING APPROVAL DATE 91-11-18 SIZE A 67268 CAGE CODE 67268	MICR	OCIR	CUI	т			BY						<u></u>					· · · ·			
AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A B B AND AGENCIES OF THE 91-11-18 SIZE AGE CODE A 67268 CAGE CODE 67268	THIS DRAWING IS AVAILABLE FOR USE BY ALL						g			MIC	ROC	ONTR	OLLE	R W							
AMSC N/A REVISION LEVEL A 67268	AND AGI	ENCIES	OF THE		DRA	WING			DATE		SIZE		CAG	ECOD	E		50		.906		
B SHEET 1 OF 34	AMS	C N/A			REV	ISION	LEVEL				4	4	6	726	8				500		
						В					SHE	ET	1	(DF	34					

DESC FORM 193 JUL 94 <u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	87с196кс	16 MHz CHMOS 16-bit, microcontroller with 16 k bytes of on-chip EPROM and 512 byte presistor file
02	87C196KD	512 byte register file. 16 MHz CHMOS 16-bit, microcontroller with 32 k bytes of on-chip EPROM and
03	87С196КД	1024 byte register RAM. 20 MHz CHMOS 16-bit microcontroller with 32 k bytes of on-chip EPROM and
04	87с196кс	1024 byte register RAM. 16 MHz CHMOS 16-bit, microcontroller with 16 k bytes of on-chip EPROM and 512 byte register file. <u>1</u> /

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation								
м			ation to the requirements for MIL-STD-883 compliant, 3 microcircuits in accordance with MIL-PRF-38535,						
Q or V	Certification a	Certification and qualification to MIL-PRF-38535							
1.2.4 <u>Case outline(s)</u> . The	e case outline(s) are as desig	nated in MIL-STD	-1835 and as follows:						
Outline letter	Descriptive designator	<u>Terminals</u>	<u>Package st</u>	vle					
X Y	CMGA 3- P68 See figure 1	68 68	Pin grid array <u>2</u> Ceramic quad fla						
MIL-PRF-38535, appendix A for <u>1</u> / Device type 01 and 04 are r for electrical performance di	not 100% interchangeable. Dev	ice type 04 is t							
STANE MICROCIRCUI		SIZE A		5962-90692					
DEFENSE ELECTRONI DAYTON, O			REVISION LEVEL	SHEET 2					

I

DESC FORM 193A **JUL 94**

MIL-1/ D

for 2/

1.3 <u>Absolute maximum ratings</u> . $3/$ Storage temperature range	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	-0.5 V dc to +7.0 V dc 1.5 W +265°C See MIL-STD-1835 9.0°C/W
1.4 Recommended operating conditions. Case operating temperature range Supply voltage range V _{CC} Analog supply voltage, V _{REF} Oscillator frequency, F _{OSC}	· · · · · · · · · · ·		+5.0 V dc ±10% +5.0 V dc ±10%
Device 01, 02, 04		•••••	3.5 to 16 MHz 3.5 to 20 MHz
1.5 <u>Digital logic testing for device classes Q and V</u> .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	80 percent		
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specification, standards, and handbooks</u> . a part of this drawing to the extent specified herein. Un those listed in the issue of the Department of Defense Ind thereto, cited in the solicitation.	less otherwise sp	ecified, the iss	sues of these documents are
SPECIFICATION			
MILITARY			
MIL-PRF-38535 - Integrated Circuits, Manufacturin	g, General Specif	ication for.	
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Mic MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	roelectronics.		
HANDBOOKS			
MILITARY			
MIL-HDBK-103 - List of Standard Microcircuit Drawi MIL-HDBK-780 - Standard Microcircuit Drawings.	ngs (SMD's).		
(Unless otherwise indicated, copies of the specification Standardization Document Order Desk, 700 Robbins Avenue, B			
2.2 <u>Order of precedence</u> . In the event of a conflict be herein, the text of this drawing takes precedence. Nothin regulations unless a specific exemption has been obtained.			
3/ Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect reli		o the device. E	Extended operation at the
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEV	/EL SHEET 3

.

_

_

_

_

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Functional block diagram. The block diagram shall be as specified on figure 3.

3.2.4 EPROM programming waveforms. The EPROM program programming waveforms shall be as specified in figure 5.

3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).

3.11 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.11.1 <u>Erasure of EPROMS</u>. When specified, devices shall be crased in accordance with the procedures and characteristics specified in 4.5.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

Test	Symbol Conditions -55°C s T _C s +125°C			Group A subgroups	Device type	Lin	Unit	
		unless otherw	ise specified c ≤ ^{5.5} V <u>1</u> /			Min	Мах	
Input low voltage	VIL			1,2,3	ALL	-0.5 <u>2</u> /	0.8	v
Input high voltage all except RESET, XTALI and EA	VIH					0.2V _{CC} +1.0	V _{CC} <u>2</u> /	
Input high voltage on XTALI and EA	V _{IH1}					0.7V _{CC}	V _{CC} <u>2</u> /	
Input high voltage on RECET	V _				01-03	2.2	V 2/	
Input high voltage on RESET	VIHZ				04	2.32	- ^v cc <u>2</u> /	
Output low voltage	v _{oL}	$I_{OL} = 200 \ \mu A$ $I_{OL} = 2.8 \ m A$ $I_{OL} = 7 \ m A$	$v_{CC} = 4.5 v$ $v_{IN} = 0.8 v$		All		0.3 0.45 1.50	
Output low voltage in RESET on P2.5	V _{OL 1} 3/	I _{OL} = +0.4 mA					0.8	
Output high voltage (std outputs)	V _{OH}	I _{OH} = 200 μA I _{OH} = -3.2 mA' I _{OH} = -7 mA			-	V _{CC} -0.3 V _{CC} -0.7 V _{CC} -1.5		
Output high voltage (Quasi- bidirectional outputs)	V _{OH1}	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA			ALL	V _{CC} -0.3 V _{CC} -0.7 V _{CC} -1.5		
Output high voltage in RESET on P2.0	V _{OH2} <u>3</u> /	I _{OH} = -0.8 mA				2.0		
Input leakage current (std inputs except NMI)	ILI	V _{IN} = 0.0 V		1, 2, 3			- 10	μA
		V _{IN} = 5.20 V					+10	
Input leakage current (port 0)	I _{LI1}	0 ≤ V _{IN} ≤ V _{REF}					±3	

TABLE I. <u>Electrical performance characteristics</u>

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

Test	Symbol	Conditions -55°C ≼ Tr ≼ +125°C	Group A subgroups	Device type	Li	Unit	
		-55°C ≤ T _C ≤ +125°C unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V <u>1</u> /		- / [Min	Max	
1 to 0 transition current (QBD pins)	ITL	$v_{IN} = 2.0 V$	1,2,3	ALL		-650	μA
Logical O input current (QBD pins)	IIL	V _{IN} = 0.45 V				-70	
Logical 1 input current (NMI)	I ^{IH}	$v_{IN} = v_{CC} - 0.3 v$				+250	
Active mode current in reset	Lee	YTAL1 = f	4,5,6	01-02		75	mA
	^I CC	$x_{TAL1} = f_{x_{TAL}}$ $v_{CC} = v_{PP} = v_{REF} = 5.5 v$	4,5,6	03		93	
				04		75	
A/D converter reference current	IREF	$V_{CC} = V_{PP} = V_{REF} = 5.5 V$	1,2,3	ALL		5	
Idle mode current	IIDLE	$V_{CC} = V_{PP} = V_{REF} = 5.5 V$ <u>XTAL1 = 16 MHz</u> $V_{CC} = V_{PP} = V_{REF} = 5.5 V$ XTAL1 = 20 MHz	4,5,6	01,02, 04 03		30	
Powerdown mode current	I _{PD}	$V_{CC} = V_{PP} = V_{REF} = 5.5 V$		All		70	μA
Reset pull-up resistor <u>2</u> /	R _{RST}	V _{CC} = 5.5 V, V _{IN} = 4.0 V	1,2,3		6k	65k	Ω
Pin capacitance <u>2</u> / (any pin to V _{SS})	c _s	See 4.4.1c	4			10	pF
Functional testing		See 4.4.1d	7,8				
Address valid to READY set-up	tavyv	Capacitive load on all pins = 100 pF, F _{OSC} = 16 MHz rise and fall times	9,10,11	All		2t _{0SC} -75	ns
ALE low to READY set-up	tLLYV	= 10 ns See figure 4,		01-03		t _{osc} -70	
		Ready and bus timing		04		t _{osc} -75	
READY hold after CLKOUT low	t _{clyx}			All	0	t _{OSC} -30	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-90692
	REVISION LEVEL	SHEET 6

	1	Symbol Conditions -55°C ≤ T _C ≤ +125°C		Device type	Lim	Unit	
Peady hold after ALE low 4/		unless otherwise specified 4.5 V \leq V _{CC} \leq 5.5 V <u>1</u> /	subgroups	type	Min	Max	
eady hold after ALE low <u>4</u> /	t _{llyx}	Capacitive load on all pins = 100 pF, F _{OSC} = 16 MHz rise and fall times	9,10,11	ALL	t _{OSC} -15	2t _{OSC} -40	ns
ddress valid to BUSWIDTH set-up	^t AVGV	= 10 ns See figure 4, Ready and bus timing				2t _{OSC} -75	
LE low to BUSWIDTH set-up	t _{LLGV}			01-03 04		t _{OSC} -60 t _{OSC} -65	
USWIDTH hold after CLKOUT low	tclgx			ALL	0		
ddress valid to input data valid <u>5</u> /	tavdv				4	3t _{OSC} -55	
D active to input data valid <u>5</u> /	t _{rldv}			01-03 04		t _{OSC} -22 t _{OSC} -26	
LKOUT low to input data valid	t _{cldv}			All		t _{OSC} -50	
nd of RD to input data float	trhdz			01-03 04		^t osc t _{osc} -5	
ata hold after RD inactive	t _{RXDX}			All	0		
requency of XTAL1	fxtal			01,02 04	3.5	16	MHz
requency of XTAL1	fxtal			03	3.5	20	MHz
/f _{XTAL}	tosc			01,02 04	62.5	286	ns
^{/f} xtal	tosc			03	50	286	
TAL1 high to CLKOUT high or low	t _{XHCH}		-	ALL	10	110	
LKOUT cycle time <u>2</u> /	tclcl				2t _{OSC}	2t _{OSC}	
See footnotes at end of tab	ble.						

REVISION LEVEL

SHEET

7

MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Lim	its	Ur
		-55°C s T _C s +125°C unless otherwise specified 4.5 V s V _{CC} s 5.5 V <u>1</u> /			Min	Max	
CLKOUT high period set-up	^t chcl	Capacitive load on all pins = 100 pF, F _{OSC} = 16 MHz _ rise and fall times	9,10,11	All	t _{osc} -10	t _{osc} +20	n
CLKOUT falling edge to ALE rising	t _{cllh}	= 10 ns See figure 4, Ready and bus timing			-5	15	
ALE falling edge to CLKOUT rising	tLLCH			01-03	20 -29	+15 +15	
ALE cycle time <u>2/ 5</u> /	tLHLH			All	4tosc	4t _{OSC}	
ALE high period	t _{lhll}			01-03	t _{OSC} -10 t _{OSC} -10	t _{OSC} +10 t _{OSC} +15	
Address set-up to ALE falling edge	tAVLL			All	t _{osc} -15		
Address hold after ALE falling edge	tLLAX	-		01-03	t _{osc} -40 t _{osc} -49		
ALE falling edge to RD falling edge	tLLRL			01-03	t _{osc} -30 t _{osc} -36		
RD low to CLKOUT falling edge	trlcl			ALL	0	30	
RD low period <u>5</u> /	t _{RLRH}	•			t _{osc} -5		
RD rising edge to ALE rising edge <u>6</u> /	t _{RHLH}				tosc	t _{OSC} +25	
RD low to address float	t _{rlaz}			01		10	
				02,03		15	
ALE falling edge to WR falling edge	^t ll₩L			ALL	t _{osc} -10		

_

_

_

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

T/	ABLE I.	Electrical performance charact	<u>eristics</u> - C	ontinued	•		
Test	Symbol	Conditions -55°C ≼ T _C ≼ +125°C	Group A subgroups	Device type	Lim	its	Unit
		unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V <u>1</u> /			Min	Мах	
CLKOUT low to WR falling edge	^t clwL	Capacitive load on all pins = 100 pF, F _{OSC} = 16 MHz rise and fall times	9,10,11	All	0	25	ns
Data stable to WR rising edge	^t qvwh	= 10 ns See figure 4, Ready and bus timing			t _{OSC} -23		
CLKOUT high to WR rising edge	tchwh				- 10	15	
WR low period <u>5</u> /	twlwh				t _{osc} -30		
Data hold after WR rising edge	twhox			01-03	t _{osc} -25 t _{osc} -30		
WR rising edge to ALE rising edge <u>6</u> /	^t whlh			All	t _{osc} -10	t _{osc} +15	
BHE, INST after WR rising edge	twhex				t _{osc} -10		
AD8-15 hold after WR rising Z/	t _{whax}				t _{osc} -50		
BHE, INST after RD rising edge	t _{rhbx}				t _{osc} -10		
AD8-15 hold after RD rising Z/	t _{RHAX}				t _{OSC} -25		
HOLD set-up <u>8</u> /	tHVCH	See figure 4, HOLD/HLDA timings			55		
CLKOUT low to HLDA low	^t clhal				- 15	15	
CLKOUT low to BREQ low 2/	^t clbrl				- 15	15	

_

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

	TABLE I.	Electrical performance	ce charact	<u>eristics</u> -	Continued	•		
Test	Symbol	Conditions -55°C ≼ T _C ≼ +1 unless otherwise sp		Group A subgroups	Device type	Li	mits	Unit
		unless otherwise sp 4.5 V ≤ V _{CC} ≤ 5.	becified 5 V <u>1</u> /			Min	Max	
HLDA low to address float	^t halaz	See figure 4, HOLD/H timings	ILDA	9,10,11	ALL		10	
HLDA low to BHE, INST, RD,	tHALBZ				01-03		10	
WR weakly driven	-				04 All		15	
CLKOUT low to HLDA high	^t clhah					-15	15	
CLKOUT low to BREQ high <u>2</u> /	^t clbrh					- 15	15	
HLDA high to address no longer float	t _{HAHAX}				01=03 04	- 10 - 15		
HLDA high to BHE, INST, RD, WR valid	^t HAHBV				ALL	- 10		
CLKOUT low to ALE high	tCLLH					-5	15	
Oscillator frequency	1/t _{XLXL}	See figure 4, External clock drive	e timings	9, 10, 11	01,02 04 03	3.5 3.5	16 20	MHz
Oscillator period	t _{XLXL}				01,02	62.5	286	ns
	<u></u>				03	50 22	286	
High time	txhxx				04	17		
Low time	t _{XLXX}				01,02	22		
	-XLXX				03	17		
Rise time <u>2</u> /	^t XLXH				All		10	
Fall time <u>2</u> /	t _{XHXL}						10	
See footnotes at end of tab	.e.	<u> </u>		<u> </u>	-	ļ	ļ	<u></u>
STAN MICROCIRCL	DARD	ING	sizi A				5962	2-90692
DEFENSE ELECTRON DAYTON, (ICS SUPP	LY CENTER		RE	VISION L	EVEL	SHEET	10
ESC EORM 1934							• • • • • • • • • • • • • • • • • • •	

	ABLE I.	Electrical performan	ce charact	eristics -	Continuer	1		
Test	Symbol	Conditions -55°C ≤ T _C ≤ +1	5	Group A subgroup	Device		nits	Unit
		unless otherwise sp 4.5 V ≤ V _{CC} ≤ 5.	pecified	5		Min	Max	
Serial port clock period (BRR≥8002H)	t _{XLXL}	See figure 4, <u>2</u> / Serial port waveform register mode timi	n shift ings	9,10,11	ALL	6t _{OSC}		ns
Serial port clock falling edge to rising edge (BBR≱8002H)	t _{xlxh}					4t _{osc} ±50		
Serial port clock period (BBR≱8001H)	txlxl					4t _{osc}		
Serial port clock falling edge to rising (BRR=8001H)	t _{XLXH}					2t _{OSC} ±50		
Output data set-up to clock rising edge	^t qvxh					2t _{OSC} -50		
Output data hold after clock rising edge	txhqx					2t _{OSC} -50		
Next output data valid after clock rising edge	txhqv	,					2t _{OSC} +50	
Input data set-up to clock rising edge	^t dvxh					t _{OSC} +50		
Input data hold after clock rising edge	^t xhdx					0		
Last clock rising to output float	^t XHQZ						1t _{OSC}	
Resolution		10-bit A/D converter characteristics		4, 5, 6	ALL	1024	1024 10	levels bits
Absolute error						0	±8	LSBS
Full scale error						0	±3	
See footnotes at end of tabl	4 e.	↓		<u></u>		<u> </u>	ł	
STANI MICROCIRCU		NG	sizi A	•			5962	2-90692
DEFENSE ELECTRON DAYTON, O	CS SUPP	LY CENTER		R	EVISION L	EVEL	SHEET	11

_

_

_

Test	Symbol	Conditions -55°C ≤ To ≤ +125°C	Group A subgroups		Li	mits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specif 4.5 V ≤ V _{CC} ≤ 5.5 V	ied 1/		Min	Мах	
Zero offset error		10-bit A/D converter characteristics	4, 5, 6	All	0	±3	LSBs
Nonlinearity					0	±8	
Differential nonlinearity error					>-1	+2	
Channel to channel matching					0	+1	
Repeatability		10-bit converter <u>9</u> / characteristics				±0.25	
Temperature coefficients: offset, full scale, differential nonlinearity						0.009	LSB/*
Off isolation		DC to 100 KHz Device 01, 04 only '			-60		dB
Feedthrough						-60	
/ _{CC} power supply rejection						-60	
Input resistance		++			750	1.2 k	Ω
DC input leakage					0	3.0	μA
Sample time: prescaler on prescaler off					16 8		state
See footnotes at end of tabl	e.			÷		· · · · · · ·	
STANI MICROCIRCU		NG	SIZE A			5962	-90692
DEFENSE ELECTRON		LY CENTER		EVISION L		SHEET	

DESC FORM 193A JUL 94

_____ _____ ____ ____ ____ ____ ____ ____ _ _ ____ ____ _

_

Test	Symbol	Conditions -55°C ≤ Tc ≤ +125°C	Group A subgroups	Device type	Li	mits	Unit
		$\begin{array}{r} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \ 1/ \end{array}$	Subgroups	(ype	Min	Max	
Input capacitance		10-bit converter 9 / characteristics	4, 5, 6	All		3.0	рН
Resolution		8-bit A/D converter <u>9</u> / characteristics			256 8	256 8	Levels bits
Absolute error					0	±2	LSBs
Full scale error					0	±1	
Zero offset error					0	±2	
Nonlinearity					0	±2	
Differential nonlinearity error					>-1	+1	
Channel to channel matching					0	+1	
Repeatability						±0.25	
Temperature coefficients: offset, full scale, differential nonlinearity						0.003	LSB/°C
See footnotes at end of table							
STANE		sizi Ng A				5962-	-90692
DEFENSE ELECTRONI DAYTON, O	CS SUPP	LY CENTER	RE1	ISION LE	51/51	SHEET	

TABLE	Ι.	<u>Electrical</u>	performance	<u>characteristics</u>	-	Continued
-------	----	-------------------	-------------	------------------------	---	-----------

1/ The following pins are active low: AVD of ALE/AVD, BHE/WRH, EA, RD, RESET, WR/WRL. QBD (Quasi-bidirectional) pins include Port 1, P2.6, and P2.7. Standard outputs include ADO-15, RD.WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open drain outputs. Standard inputs include HSI pins, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3, and T2RST/P2.4. Testing performed at 3.5 MHz. However, the device is static by design and will typically operate below 1 Hz. Maximum current per bus pin (data and control) during normal operation is ±3.2 mA. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45 v or V_{OH} is held below V_{CC} -0.7 V:

 I_{OL} on output pins: 10 mA I_{OH} on quasi-bidirectional pins: self limiting I_{OH} on standard output pins: 10 mA

During normal (nontransient) conditions the follow total current limits apply:

Port 1, P2.6	I _{OI} : 29 mA	I _{OH} is self limiting
HSO, P2.0, R <u>XD, RES</u> ET	I _{OL} : 29 mA	I _{OH} : 26 mA
P2.5, P2.7, WR, BHE	I _{OL} : 13 mA	I _{OH} : 11 mA
<u>AD</u> 0-AD15	I _{OI} : 52 mA	I _{ОН} : 52 mA
RD, ALE, INST-CLKOUT	I _{OL} : 13 mA	I _{OH} : 13 mA

Unless otherwise specified, all test conditions shall be worst conditions.

- 2/ Test initially and at process and design changes. Thereafter guaranteed. If not tested to the limits specified in table I.
- 3/ Violating these specifications in RESET may cause the part to enter test modes.
- 4/ If maximum is exceeded, additional wait states will occur.
- 5/ If wait states are used, add 2 TOSC*N, where N = number of wait states.
- 6/ Assuming back-to-back bus cycles.
- $\underline{7}$ / 8-bit bus only.
- $\underline{8}/$ To guarantee recognition at next clock.
- 9/ An LSB is rated as approximately 20 mV.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14



JUL 94

Case	Y

Symbol	Inc	hes	Millimeters			
	Minimum	Maximum	Minimum	Maximum		
A	0.80	0.106	2.03	2.69		
В	0.016	0.020	0.41	0.51		
В1	0.040	0.060	1.02	1,52		
B2	0.030	0.040	0.76	1.02		
в3	0.005	0.020	0.13	0.51		
С	0.008	0.012	0.20	0.31		
D	1.640	1.870	41.66	47.50		
D1	0.935	0.424	23.75	24.64		
D2	0.800	0.800 BSC		2 BSC		
e1	0.050	BSC	1.27	' BSC		
L	0.375	0.450	9.52	11.43		
L1	0.040	0.060	1.02	1.52		
N	6	8	6	8		
S	0.066	' 0.087	1.68	2.21		
s1	0.050		1.27			

FIGURE 1. Case outline - Continued.

	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

		<u>)evice types</u>	All		
Terminal	1	<u>Case outlir</u>			
number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A02	ACH5/P0.5	C11	HS0.1	110	WR/WRL
A03	ANGND	D01	ACH1/PO.1	111	BHE/WRH
A04	v _{ss}	D02	ACH3/P0.3	J01	RD
A05	RESET	D10	P1.5	J02	AD1/P3.1
A06	TXD/P2.0	D11	P1.6	J03	AD3/P3.3
A07	P1.1	E01	NMI	J04	AD5/P3.5
808	P1.3	E02	EA	J05	AD7/P3.7
A09	HS1.0	E10	P1.7	J06	AD9/P4.1
A10	HSO.4/HSI.2	E11	T2UP-DN/P2.6	J07	AD11/P4.3
B01	ACH7/P0.7	F01	v _{cc}	J08	AD13/P4.5
B02	ACH6/P0.6	F02	v _{ss}	J09	AD15/P4.7
B03	ACH4/P0.4	F10	H\$0.2	J10	T2RST/P2.4/AIN
B04	V _{REF}	F11	HS0.3	J11	READY
B05	EXTINT/P2.2	G01	XTAL1	к02	AD0/P3.0
B06	RXD/P2.1	G02	XTAL2	к03	AD2/P3.2
B07	P1.0	G10	v _{ss}	к04	AD4/P3.4
B08	P1.2	G11	V _{PP}	к05	AD6/P3.6
809	P1.4	но1	CLKOUT	K06	AD8/P4.0
B10	HSI.1	H02	BUSWIDTH	к07	AD10/P4.2
B11	HS0.5/HSI.3	H10	T2CAPTURE/P2.7/PACT	к08	AD12/P4.4
C01	ACH2/P0.2	H11	PWM/P2.5	к09	AD14/P4.6
C02	ACH0/P0.0	101	INST	к10	T2CLK/P2.3
C10	HS0.0	102	ALE/ADV		

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17



Device 01, 04



JUL 94

Device 02, 03















3.11.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.6 and table III.

3.12.3 <u>Verification of erasure programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specification pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.

(2) $T_{\Delta} = +125 \cdot C$, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein.

c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps: \sim

Margin test method A.

(1) Program greater than 95 percent of the bit locations, including the slowest programming cell

(see 3.11.2). The remaining cells shall provide a worst case speed pattern.

- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using $V_{\rm M}$ = +5.9 V at +25°C using loose timing (i.e., $T_{\rm ACC}$ > 1 μ s).
- (4) Perform dynamic burn-in (see 4.2.1a).
- (5) Margin at V_M = 5.9 V.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.11.1), except devices submitted for groups A, B, C and D testing.
- (8) Verify erasure (see 3.11.3).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 27

Margin test method B.

- (1) Program at +25°C, 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at +250°C.
- (3) Perform margin test at $V_{M} = 5.9 V$.
- (4) Erase (see 3.11.1).
- (5) Perform interim electrical tests in accordance with table II.
- (6) Program 100 percent of the bits and verify (see 3.11.3).
- (7) Perform burn-in (see 4.2.1a).
- (8) One-hundred percent test at +25°C (group A, subgroups 1 and 7). $V_M = 5.9$ V with loose timing, apply PDA.
- (9) Perform remaining final electrical subgroups and group A testing.
- (10) Erase, devices may be submitted for groups B, C, and D at this time.
- (11) Verify erasure (see 3.11.3). Steps 1 through 4 are performed at wafer level.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall consist of verifying the EPROM pattern specified and the instruction set. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved source of supply. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. Subgroup 4 (C_S and C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
- d. All devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased an verified (except devices submitted for groups C and D testing).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

Test requirements	Subgroups (in accordance with MIL-SID-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)		
	Device class M	Device class Q	Device class V	
Interim electrical parameters (see 4.2)			1, 7	
Final electrical parameters (see 4.2)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 4, 5, 6 7, 8, 9, 10, <u>1</u> / 11	1, 2, 3, 4, 5, 6, 7, <u>2</u> / 8, 9, 10, 11	
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	2, 8a, 10	2, 8a, 10	2, 5, 7, 8, 10	
Group D end-point electrical parameters (see 4.4)	2, 8a, 10	2, 8a, 10	2, 5, 7,8, 10	
Group E end-point electrical parameters (see 4.4)	2, 8a, 10	2, 8a, 10	2, 5, 8, 10	

TABLE II. <u>Electrical test requirements</u>.

<u>1</u>/ PDA applies to subgroup 1. (I_{CC} only)

 $\underline{2}$ / PDA applies to subgroups 1 and 7.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125 \cdot C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and Y. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25$ °C ±5°C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.5 <u>Erasing procedure</u>. The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 W/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

4.6 <u>Programming procedures</u>. The programming characteristics in table III and the following procedures shall be used for programming the device.

- a. Connect the device in the electrical configuration (see figure 5) for programming. The waveforms of figure 5 and programming characteristics of table III shall apply.
- b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to and "H" by ultraviolet light erasure (see 4.5).

۰.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 30

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	ons Group A +125°C subgroups		L	imits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V			Min	Max	-
Reset high to first PALE low	t _{shll}	EPROM programming and verification characteristics Load capacity = 150 pF		ALL	1100 t _{osc}		ns
PALE pulse width	t _{LLLH}	$V_{CC}, V_{REF} = 5 V$ $V_{SS}, ANGND = 0 V$ $V_{PP} = 12.5 V \pm 0.25 V$ EA = 12.5 V ± 0.25 V		ALL	50 ^t osc		ns
Address setup time	tavll	T _A = +25°C ± 5°C See figure 5 <u>1</u> /		ALL	0		ns
Address hold time	t _{llax}			All	100 ^t osc		ns
PROG low to word dump valid	^t pldv			ALL		50 t _{osc}	ns
Word dump data hold	t _{phdx}	-		All		50 ^t osc	ns
Data setup time	^t DVPL	· ·		All	0		ns
Data hold time	t _{PLDX}			All	400 ^t osc		ns
PROG pulse width <u>2</u> /	t _{PLPH}			ALL	50 t _{osc}		ns
PROG high to next PALE low	t _{PHLL}			ALL	220 ^t osc		ns
PALE high to PROG low	t _{lhpl}			All	220 t _{osc}		ns
PROG high to next PROG low	t _{phpl}			Atl	220 ^t osc		ns
PROG high to AINC low	t _{phil}			ALL	0		ns
MICROCIRCU						59	6 2 -90692
DEFENSE ELECTRON DAYTON, C	Y CENTER	REVI	SION LE		SHEE	 :т	

Test		Group A subgroups	Device type	Limits		Unit	
		unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V			Min	Max	
AINC pulse width	tILIH	EPROM programming and verification characteristics Load capacity = 150 pF		ALL	240 ^t osc		ns
PVER hold after AINC low	^t ILVH	V_{CC} , $V_{REF} = 5 V$ V_{SS} , ANGND = 0 V $V_{PP} = 12.5 V \pm 0.25 V$ $EA = 12.5 V \pm 0.25 V$		ALL	50 t _{OSC}		ns
AINC low to PROG low		T _A = +25°C ± 5°C See figure 5 <u>1</u> /		All	170 ^t osc		ns
PROG high to PVER low	^t PHVL			ALL		220 ^t osc	ns
VPP supply current when	I _{PP}			All		100	mA

AINC = Auto increment

This specification is for Word Dump Mode. For programming pulses, use 300 T_{OSC} + 100 μ s. Tested initially and at process and design changes. Thereafter guaranteed, if not tested, to the limits specified 3/ in table III.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331 and as follows:

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-90692
	REVISION LEVEL	SHEET 32

<u>Pin symbol</u>	Description .					
ACH1 thru ACH7	Analog channel					
ADO thru AD15	Address/data pins					
ALE/ADV	Address latch enable or address valid output, as selected by CCR. Both pin op <u>tio</u> ns provide a signal to demultiplex the address from the addre <u>ss/</u> data bus. When the pin is ADV it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.					
ANGND	References ground for the A/D con V _{SS} .	verter. Must be	held at nominally the same	ne potential as		
BHE/WRH	Bus high enable or write high output to external memory, as selected by the CCR. BHE = 0 selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only (A0 = 0, BHE = 1), to the high byte only (A0 = 1, BHE = 0), or both bytes (A0 = 0, BHE = 0). If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location. BHE/WRH is valid only during 16-bit external memory write cycles.					
BREQ	Bus request output activatied when	n the bus control	ller has a pending externa	al memory cycle.		
BUSWIDTH	Input for buswidth selection. If bus cycle in progress. If BUSWID bit cycle occurs. If CCR bit 1 is	[H is a 1 an 16-b	oit cycle occurs. If BUSU	bus width for the /IDTH is a 0 an 8-		
CLKOUT	Output of the internal clock gener frequency. For device type 02, Cl	rator. The frequ KOUT may be disa	ency of CLKOUT is 1/2 the abled.	e oscillator		
ĒĀ	Input for memory select (External access). EA equal to a IIL-high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip EPROM. EA equal to a IIL-low causes accesses to those locations to be directed to off-chip memory.					
EXTINT	External interrupt.					
HLDA	Bus-hold acknowledge output indica	ating release of	the bus.			
HOLD	Bus-hold input requesting control	of the bus.				
HSI.0 through HSI.3	Inputs to high speed input unit.	HSI.2 and HSI.3	are shared with the HSO u	nit.		
HSI.0 through HSI.5	Outputs from high speed input unit	. HSI.4 and HSI	.5 are shared with the HS	I unit.		
INST	Output high during an external men is valid throughout the bus cycle. and output low for a data fetch.	nory read indicat INST is activa	es the read is an instruc ted only during external	tion fetch. INST memory accesses		
NMI	A positive transition causes a vec	tor through 203E	н.			
PACT	Programming active. Used in the a is complete.	uto programming	mode to indicate when pro	gramming activity		
Port O	8-bit high impedance input-only po analog inputs to the on-chip A/D o	ort. These pins converter.	can be used as digital in	puts and/or as		
Port 1	8-bit quasi-bidirectional 1/0 port	•				
	TANDARD IRCUIT DRAWING	SIZE A		5962-90692		
DEFENSE ELECT	RONICS SUPPLY CENTER DN, OHIO 45444		REVISION LEVEL	SHEET 33		

<u>in symbol</u>	Description - Continued.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in device 01
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pull-ups.
PWMO through PWM2	Pulse width modulator.
RD	Read signal output to external memory. RD is activated only during external memory reads.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, for bus sharing. When the external memory is not being used, READY has no effect.
RESET	Reset input to the chip.
RXD	Serial port receive.
TXD	Serial port transmit.
T2CAPTURE	Timer 2 capture enable.
T2CLK	Timer 2 clock source.
T2RST	Timer 2 reset source.
T2UP-DN	Timer 2 count up or down.
vcc	Main supply voltage (5.0).
V _{PP}	Timing pin for the return from powerdown circuit. Connect this pin with a 1 μ F capacitor t V _{SS} and a 1 M Ohm resistor to V _{CC} . If this function is not used V _{PP} may be tied to V _{CC} . This pin is the programmming voltage on the EPROM device.
V _{REF}	Reference voltage for the A/D converter (5.0). V_{REF} is also the supply voltage to the analogortion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
v _{ss}	Digital circuit ground (0.0 V). There are three $V_{ m SS}$ pins, all of which must be connected.
WR/WRL	Write and write low ouput to <u>ex</u> ternal memory, as selected by the CCR. WR will go low for every external w <u>rite,</u> while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
XTAL 1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
6.6 <u>Sources of sup</u>	pply.
6.6.1 <u>Sources of s</u> 38535. The vendors agreed to this draw	supply for device classes Q and V. Sources of supply for device classes Q and V are listed in Listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC a ming.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-9 0692
DEFENSE ELECTRONI CS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 34

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-02-07

÷.

Approved sources of supply for SMD 5962-90692 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 during the next revision. MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-HDBK-103.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9069201MXA	34649	MG87C196KC
5962-9069201MYA	34649	MQ87C196KC
5962-9069202QXA	34649	MG87C196KD16
5962-9069202QYA	34649	MQ87C196KD16
5962-9069203QXA	34649	MG87C196KD20
5962-9069203QYA	34649	MQ87C196KD20
5962-9069204QXA	34649	MG87C196KC
5962-9069204QYA	34649	MQ87C196KC

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE Vendor name <u>number</u> and address 34649 Intel Corporation Robert Noyce Building FS001 2200 Mission College Blvd PO Box 58119 Santa Clara CA 95052-8119 Point of contact: 5000 W Chandler Boulevard Chandler AZ 85226

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.